Hardware-Efficient Configurable Ring-Oscillator-Based Physical Unclonable Function/True Random Number Generator Module for Secure Key Management

被引:0
作者
Sanchez-Solano, Santiago [1 ]
Rojas-Munoz, Luis F. [1 ]
Martinez-Rodriguez, Macarena C. [1 ]
Brox, Piedad [1 ]
机构
[1] Univ Seville, CSIC, Inst Microelect Sevilla, IMSE,CNM, Seville 41092, Spain
基金
欧盟地平线“2020”;
关键词
hardware security; physical unclonable functions; true random number generators; programmable devices; intellectual property modules; secure key management; PUF;
D O I
10.3390/s24175674
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
The use of physical unclonable functions (PUFs) linked to the manufacturing process of the electronic devices supporting applications that exchange critical data over the Internet has made these elements essential to guarantee the authenticity of said devices, as well as the confidentiality and integrity of the information they process or transmit. This paper describes the development of a configurable PUF/TRNG module based on ring oscillators (ROs) that takes full advantage of the structure of modern programmable devices offered by Xilinx 7 Series families. The proposed architecture improves the hardware efficiency with two main objectives. On the one hand, we perform an exhaustive statistical characterization of the results derived from the exploitation of RO configurability. On the other hand, we undertake the development of a new version of the module that requires a smaller amount of resources while considerably increasing the number of output bits compared to other proposals previously reported in the literature. The design as a highly parameterized intellectual property (IP) module connectable through a standard interface to a soft- or hard-core general-purpose processor greatly facilitates its integration into embedded solutions while accelerating the validation and characterization of this element on the same electronic device that implements it. The studies carried out reveal adequate values of reliability, uniqueness, and unpredictability when the module acts as a PUF, as well as acceptable levels of randomness and entropy when it acts as a true random number generator (TRNG). They also illustrate the ability to obfuscate and recover identifiers or cryptographic keys of up to 4096 bits using an implementation of the PUF/TRNG module that requires only an array of 4x4 configurable logic blocks (CLBs) to accommodate the RO bank.
引用
收藏
页数:33
相关论文
共 71 条
  • [1] Abouzakhar N., 2013, P EUR C INF WARF SEC, P1
  • [2] Alyas T.A.T., 2018, INT J ELECT CRIME IN, V2, P35, DOI [10.54692/ijeci.2018.02017, DOI 10.54692/IJECI.2018.02017]
  • [3] Amaraweera S.P., 2019, Security, privacy and trust in the IoT environment, P153, DOI [DOI 10.1007/978-3-030-18075-1_8, 10.1007/978-3-030-18075-1_8]
  • [4] Design and Analysis of FPGA-based PUFs with Enhanced Performance for Hardware-oriented Security
    Anandakumar, N. Nalla
    Hashmi, Mohammad S.
    Sanadhya, Somitra Kumar
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2022, 18 (04)
  • [5] Compact Implementations of FPGA-Based PUFs with Enhanced Performance
    Anandakumar, N. Nalla
    Hashmi, Mohammad S.
    Sanadhya, Somitra Kumar
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 161 - 166
  • [6] [Anonymous], 2020, ISO/IEC 20897-1:2020
  • [7] [Anonymous], NIST SP 800-22: Download Documentation and Software
  • [8] [Anonymous], AMBA AXI4 Interface Protocol
  • [9] [Anonymous], Pynq - python productivity for zynq - home
  • [10] [Anonymous], Series FPGAs Configurable Logic Block: UG474 (v1.8)