A New Cascaded Multilevel Inverter for Modular Structure and Reduced Passive Components

被引:0
|
作者
Das, Durbanjali [1 ]
Mahato, Bidyut [2 ]
Chandan, Bikramaditya [3 ]
Joshi, Hitesh [2 ]
Mahto, Kailash Kumar [1 ]
Das, Priyanath [1 ]
Fotis, Georgios [4 ,5 ]
Vita, Vasiliki [4 ]
Mann, Michael [6 ]
机构
[1] Natl Inst Technol, Dept Elect Engn, Agartala 799046, India
[2] Galgotias Coll Engn & Technol, Dept Elect & Elect Engn, Greater Noida 201310, India
[3] Indian Inst Technol, Indian Sch Mines, Dept Elect Engn, Dhanbad 826004, India
[4] ASPETE Sch Pedag & Technol Educ, Dept Elect & Elect Engn Educators, Iraklion 14121, Greece
[5] Aarhus Univ, Ctr Energy Technol, Birk Ctr pk 15, DK-7400 Herning, Denmark
[6] Univ Appl Sci Aschaffenburg, Dept Engn, D-63743 Aschafenburg, Germany
关键词
multilevel inverter; nearest level control; reduced power switches; modularly structure; cascaded; TOPOLOGY; DESIGN;
D O I
10.3390/electronics13173566
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In high-power applications, achieving adequate power quality in power converter design is accomplished by utilizing multilevel inverters instead of using two-level and three-level inverters. The device generates a sinusoidal output voltage, which results in reduced total harmonic distortion and lower voltage stress on the switches and leads to lower electromagnetic interference, making it suitable for use in renewable energy applications. However, to illustrate the advantages mentioned above, a significant number of switching devices and DC sources are necessary while raising the voltage levels. This article proposes an asymmetrical voltage generation method, which operates in a ratio of 1:5 and generates 25 levels using 11 power switches. The topology is modular in structure, and each module has a lower component count, which significantly reduces the overall cost. The proposed topology is capable of generating negative output voltage levels without the use of an H-bridge configuration, where only three switches are used to generate any voltage levels. The functionality of the developed module is amended by fixing different voltage values in DC sources. This article also presents a comprehensive examination of the circuit and the functioning of various voltage levels. The advantages of the proposed inverter have been demonstrated by comparative research with the currently existing MLI topologies. Ultimately, both the simulation and experimental findings validated the practical capabilities.
引用
收藏
页数:23
相关论文
共 50 条
  • [41] A novel structure for multi-level inverter with reduced components
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohammad Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2160 - 2179
  • [42] A novel cascaded multilevel boost converter fed multilevel inverter with reduced switch count
    Jayasudha, K.
    Vijayalakshmi, S.
    Marimuthu, M.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2374 - 2391
  • [43] A New Reduced Number of Components-Based Voltage Boosting Multilevel Inverter
    Singh, Ashutosh Kumar
    Mandal, Rajib Kumar
    Anand, Ravi
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2023, 51 (05) : 468 - 479
  • [44] Cascaded Multilevel Inverter Topology Based on Cascaded H-Bridge Multilevel Inverter
    Noman, Abdullah M.
    Al-Shamma'a, Abdullrahman A.
    Addoweesh, Khaled E.
    Alabduljabbar, Ayman A.
    Alolah, Abdulrahman I.
    ENERGIES, 2018, 11 (04)
  • [45] New Cascaded-Transformers Multilevel Inverter for Renewable Distribution Systems
    Ali, Ahmed Ismail M.
    Sayed, Mahmoud A.
    Takeshita, Takaharu
    2020 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2020, : 3965 - 3971
  • [46] A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Chatterjee, Aditi
    Kommukuri, Vinaya Sagar
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2019, 29 (06)
  • [47] Reduced Components Count with Optimal Switching for Minimum THD in Multilevel Inverter
    Hussein, Taha Ahmad
    DahamanIshak
    Tarnini, Mohamad
    PRZEGLAD ELEKTROTECHNICZNY, 2024, 100 (03): : 149 - 156
  • [48] Reliability evaluation of a novel fault tolerant multilevel inverter with reduced components
    Dewangan, Niraj Kumar
    Verma, Deepak
    Agrawal, Rakeshwri
    Kumar, Dhananjay
    Gupta, Krishna Kumar
    ELECTRICAL ENGINEERING, 2023, 105 (03) : 1655 - 1668
  • [49] New Reduced Switch Multilevel Inverter for PV Applications
    Abdoli, Hesamodin
    Khorsandi, Amir
    Eskandari, Bahman
    Moghani, Javad Shokrollahi
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [50] Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Acid
    Memon, Mudasir Ahmad
    Seyedmahmoudian, Mehdi
    Horan, Ben
    Stojcevski, Alex
    Ogura, Koki
    Rawa, Muhyaddin
    Bassi, Hussain
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,