An 8-MS/s 16-bit SAR ADC With Symmetric Complementary Switching and Split Passive Reference Segmentation in 180-nm Process

被引:0
作者
Huang, Siji [1 ]
Huang, Qifeng [1 ]
Fan, Yifei [1 ]
Zhao, Qiwei [1 ]
Chen, Yanhang [1 ]
Zhang, Yihan [1 ]
Yuan, Jie [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Hong Kong, Peoples R China
关键词
Switches; Capacitors; Redundancy; Noise; Distortion; Switching circuits; Linearity; ADC; analog-to-digital converter; low power; reference capacitor; redundancy; reference stabilization; successive approximation register (SAR); switching; CMOS; SNDR; DB;
D O I
10.1109/TCSI.2024.3430378
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an efficient 8-MS/s 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) with the proposed symmetric complementary switching (SCS) and split passive reference segmentation (SPRS). Conventionally, improving the SAR ADC speed compromises the signal-to-noise-and-distortion ratio (SNDR) and energy efficiency due to the high precision requirement and the sequential bit-cycling. In this design, the proposed SCS scheme reduces the parasitic capacitance in the sampling path and the settling error of the capacitive digital-to-analog converter (CDAC) with low SNDR and hardware penalties. In addition, to reduce reference ripples, active reference buffers generally consume high power while the passive methods may degrade the SNDR or occupy large areas. To efficiently reduce reference settling errors, an area-efficient SPRS is developed, which suppresses the reference settling error through the split reference segmentation. The prototype chip is fabricated in a 180-nm CMOS process and occupies an area of 0.57 mm(2). Measurements show the ADC achieves a peak SNDR of 89.2 dB at 8 MS/s with a 9.5-mW power consumption. The Schreier-figure-of-merit (FoM) is 175.4 dB.
引用
收藏
页码:4486 / 4498
页数:13
相关论文
共 45 条
[1]  
Analog Device, 2009, LTC6655 025PPM NOISE
[2]  
[Anonymous], 2015, LTC2387 18 18 BIT 15
[3]  
[Anonymous], 2007, LTC6652 PRECISION LO
[4]  
Bannon Alan., 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers, P1
[5]   60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration [J].
Chan, Chi-Hang ;
Zhu, Yan ;
Li, Cheng ;
Zhang, Wai-Hong ;
Ho, Iok-Meng ;
Wei, Lai ;
Seng-Pan, U. ;
Martins, Rui Paulo .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (10) :2576-2588
[6]   Precision Passive-Charge-Sharing SAR ADC: Analysis, Design, and Measurement Results [J].
Chen, Baozhen ;
Maddox, Mark ;
Coln, Michael C. W. ;
Lu, Ye ;
Fernando, Lalinda D. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (05) :1481-1492
[7]   A 12-ENOB Second-Order Noise-Shaping SAR ADC With PVT-Insensitive VoltageTime-Voltage Converter [J].
Chen, Chih-Cheng ;
Huang, Yu-Hsiang ;
Marquez, John Carl Joel S. ;
Hsieh, Chih-Cheng .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (10) :2897-2906
[8]   A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS [J].
Chen, Shuo-Wei Michael ;
Brodersen, Robert W. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2669-2680
[9]  
Chun-Cheng Liu, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P386, DOI 10.1109/ISSCC.2010.5433970
[10]   A 16-Bit Calibration-Free SAR ADC With Binary-Window and Capacitor-Swapping DAC Switching Schemes [J].
Chung, Yung-Hui ;
Tien, Chia-Hui ;
Zeng, Qi-Feng .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (01) :88-99