A novel double-gate trench SOI LDMOS with double-dielectric material by TCAD simulation study

被引:1
|
作者
Guo, Jinjun [1 ]
Dai, Hongli [1 ]
Wang, Luoxin [1 ]
Xue, Yuming [1 ]
Lyu, Haitao [1 ]
Niu, Wenze [1 ]
机构
[1] Tianjin Univ Technol, Sch Integrated Circuit Sci & Engn, Inst New Energy Intelligence Equipment, Tianjin 300384, Peoples R China
关键词
SOI LDMOS; trench gate; dielectric; high-k; low-k; PERFORMANCE; SILICON;
D O I
10.1088/1361-6641/ad49c9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a novel double-gate trench silicon-on-insulator lateral double-diffused metal oxide semiconductor field-effect transistor (LDMOS) with double-dielectric material (DGDK-LDMOS) is proposed. DGDK-LDMOS has two dielectric materials: a reverse-L-shaped high-k (HK) thin film and an low-k (LK) buried oxide layer. The HK thin film optimizes the electric field distribution on the drift region surface, attracting electric flux, and the excellent withstand voltage of the LK buried oxide layer can significantly improve the breakdown voltage (BV) and reduce specific on-resistance (R on,sp) of the device. The modulation mechanism of LDMOS by HK thin film and LK buried oxide layer is analyzed. The results show that compared with conventional LDMOS, when the permittivity of HK thin film is 25 and the permittivity of LK buried oxide is 3, the BV of DGDK-LDMOS is increased by 89.6%, the R on,sp is decreased by 26.4%, and the figure of merit (FOM, FOM = BV2/R on,sp) is increased by 397.2% from 3.6 MW cm-2 to 17.9 MW cm-2. Meanwhile, the output characteristics, transfer characteristics, lattice temperature, AC characteristics and switching characteristics of DGDK-LDMOS are also discussed and compared.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] Resonant gate tunneling current in double-gate SOI: A simulation study
    Choi, CH
    Yu, ZP
    Dutton, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2579 - 2581
  • [2] An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars
    Yang, Dong
    Hu, Shengdong
    Lei, Jianmei
    Huang, Ye
    Yuan, Qi
    Jiang, Yuyu
    Guo, Jingwei
    Cheng, Kun
    Lin, Zhi
    Zhou, Xichuan
    Tang, Fang
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 269 - 278
  • [3] Novel Superjunction LDMOS With a High-K Dielectric Trench by TCAD Simulation Study
    Cao, Zhen
    Duan, Baoxing
    Song, Haitao
    Xie, Fengyun
    Yang, Yintang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (05) : 2327 - 2332
  • [4] A novel double-gate SOI MOSFET to improve the floating body effect by dual SiGe trench
    Orouji, Ali A.
    Rahimifar, Atefeh
    Jozi, Mohammad
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 537 - 544
  • [5] A novel double-gate SOI MOSFET to improve the floating body effect by dual SiGe trench
    Ali A. Orouji
    Atefeh Rahimifar
    Mohammad Jozi
    Journal of Computational Electronics, 2016, 15 : 537 - 544
  • [6] High dielectric permittivity impact on SOI Double-Gate Mosfet
    Samia, Slimani
    Bouaza, Djellouli
    MICROELECTRONIC ENGINEERING, 2013, 112 : 213 - 219
  • [7] A novel SOI trench LDMOS with vertical double-RESRUF layer
    Lei, Jianmei
    Hu, Shengdong
    Wang, Song
    Lin, Zhi
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [8] A novel 700-V SOI LDMOS with double-sided trench
    Luo, Xiaorong
    Zhang, Bo
    Li, Zhaoji
    Guo, Yufeng
    Tang, Xinwei
    Liu, Yong
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) : 422 - 424
  • [9] A new approach for numerical simulation of quantum transport in double-gate SOI
    Abdolkader, Tarek M.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2007, 20 (06) : 299 - 309
  • [10] Simulation of the Characteristics of Double-Gate Asymmetrically Doped SOI CMOS Nanotransistors
    Masalsky N.V.
    Russian Microelectronics, 2018, 47 (4) : 259 - 267