A Fully Synthesizable Capacitorless Digital LDO for Distributed Power Delivery Network

被引:0
作者
Cao, Chengwei [1 ]
Tang, Yiwen [1 ]
Huang, Xiongchuan [1 ]
Zou, Zhuo [1 ,2 ]
Zheng, Lirong [1 ,2 ]
机构
[1] Fudan Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China
[2] Guangdong Inst Intelligence Sci & Technol, Zhuhat, Peoples R China
来源
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024 | 2024年
基金
中国国家自然科学基金;
关键词
Digital low-dropout regulator (DLDO); design methodology; fully synthesizable; auto place-and-route (P&R);
D O I
10.1109/ISCAS58744.2024.10558609
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a fully synthesizable capacitor-less digital low-dropout regulator (DLDO) for distributed power delivery networks in large-scale digital systems. A coarse-fine dual loop architecture is adopted for better transient response and higher output voltage accuracy. The coarse loop uses a CMPtriggered oscillator to achieve faster recovery under load voltage droop. An inverter-based droop detector is connected directly to the output voltage, which provides rapid detection of undershoot voltage and dispenses with bulky external capacitors. Moreover, the DLDO is implemented using only digital standard cells and auto place-and-route (P&R) tool. The fully synthesizability enables seamless integration into existing digital systems, providing flexibility and scalability. Therefore, the proposed DLDO offers a scalable and portable architecture that has a low design time cost for a distributed power delivery network. The proposed DLDO is implemented and simulated in the 40-nm CMOS technology, with a core area of 0.04 mm(2). The range of input voltage is from 0.6 to 1.1 V with a 50-mV dropout voltage. When the current load is increased by 120 mA with a 2 ns edge time, the DLDO exhibits a voltage droop of 126 mV, a response time of 2.1 ns and a settle time of 7.5 ns, respectively. The maximum load current and peak current efficiency are 200 mA and 99.98%, respectively.
引用
收藏
页数:5
相关论文
共 14 条
[1]   Capacitorless Self-Clocked All-Digital Low-Dropout Regulator [J].
Akram, Muhammad Abrar ;
Hong, Wook ;
Hwang, In-Chul .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) :266-276
[2]  
Bang S, 2020, ISSCC DIG TECH PAP I, P380, DOI 10.1109/ISSCC19947.2020.9063040
[3]  
Bin Nasir Saad, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P68, DOI 10.1109/ISQED.2014.6783308
[4]   Dual-Loop System of Distributed Microregulators With High DC Accuracy, Load Response Time Below 500 ps, and 85-mV Dropout Voltage [J].
Bulzacchelli, John F. ;
Toprak-Deniz, Zeynep ;
Rasmus, Todd M. ;
Iadanza, Joseph A. ;
Bucossi, William L. ;
Kim, Seongwon ;
Blanco, Rafael ;
Cox, Carrie E. ;
Chhabra, Mohak ;
LeBlanc, Christopher D. ;
Trudeau, Christian L. ;
Friedman, Daniel J. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :863-874
[5]  
CHA JH, 2022, 2022 IEEE AS SOL STA
[6]   A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS [J].
Jung, Dong-Hoon ;
Kong, Tae-Hwang ;
Yang, Jun-Hyeok ;
Kim, SangHo ;
Kim, Kwangho ;
Park, Jeongpyo ;
Choi, Michael ;
Shin, Jongshin .
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 :414-+
[7]   0.5-1-V, 90-400-mA, Modular, Distributed, 3 x 3 Digital LDOs Based on Event-Driven Control and Domino Sampling and Regulation [J].
Kim, Sung Justin ;
Kim, Dongkwun ;
Pu, Yu ;
Shi, Chunlei ;
Chang, Soo Bong ;
Seok, Mingoo .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (09) :2781-2794
[8]   A Distributed Power Delivery Grid Based on Analog-Assisted Digital LDOs With Cooperative Regulation and IR-Drop Reduction [J].
Lu, Yasu ;
Yang, Fan ;
Chen, Feng ;
Mok, Philip K. T. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (08) :2859-2871
[9]   A 1.2-A Calibration-Free Hybrid LDO With In-Loop Quantization and Auxiliary Constant Current Control Achieving High Accuracy and Fast DVS [J].
Mao, Xiangyu ;
Lu, Yan ;
Martins, Rui P. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (11) :4443-4452
[10]   An Output-Capacitor-Free Synthesizable Digital LDO Using CMP-Triggered Oscillator and Droop Detector [J].
Oh, Jonghyun ;
Hwang, Young-Ha ;
Park, Jun-Eun ;
Seok, Mingoo ;
Jeong, Deog-Kyoon .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (06) :1769-1781