共 50 条
- [43] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs 2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
- [44] High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 49 - 56
- [45] A High-Level Synthesis Flow for the Implementation of Iterative Stencil Loop Algorithms on FPGA Devices 2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
- [48] DEEQ: Data-driven End-to-End EQuivalence Checking of High-level Synthesis PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 64 - 70
- [50] High-Level Synthesis: Past, Present, and Future IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 18 - 24