Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips

被引:0
|
作者
Ye, Zhengyang [1 ,2 ,3 ]
Chen, Zhisheng [4 ]
Pan, Youlin [1 ,2 ,3 ]
Liu, Genggeng [1 ,2 ,3 ]
Guo, Wenzhong [1 ,2 ,3 ]
Ho, Tsung-Yi [5 ]
Huang, Xing [6 ]
机构
[1] Fuzhou Univ, Coll Comp & Data Sci, Fuzhou, Peoples R China
[2] Minist Educ, Engn Res Ctr Big Data Intelligence, Fuzhou, Peoples R China
[3] Fuzhou Univ, Fujian Key Lab Network Comp & Intelligent Informa, Fuzhou, Peoples R China
[4] Xiamen Univ, Sch Informat, Xiamen, Peoples R China
[5] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
[6] Northwestern Polytech Univ, Sch Comp Sci, Xian, Peoples R China
来源
2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024 | 2024年
基金
中国国家自然科学基金;
关键词
continuous-flow microfluidic biochips; high-level synthesis; time constraints;
D O I
10.1109/ISQED60706.2024.10528370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As continuous-flow microfluidic biochips technology rapidly advances, its automated synthesis methods require adapting to increasingly complex and stringent biochemical applications. In particular, with the introduction of time-sensitive bioassays, in this work, we present a timing-driven high-level synthesis method to optimize the resource efficiency of bioassays considering the time constraints. Specifically, we investigate the existing forms of time constraints and propose a corresponding flexible modeling approach based on reaction-control which can achieve downward compatibility for physical design. Additionally, we also analyze the impact of storage and wash on time constraints. The experimental results show that our method achieves efficient execution and low devices cost while satisfying time constraints.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages
    Abe, Shin-ya
    Shi, Youhua
    Usami, Kimiyoshi
    Yanagisawa, Masao
    Togawa, Nozomu
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2597 - 2611
  • [42] A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths
    Del Barrio, Alberto A.
    Memik, Seda Ogrenci
    Molina, Maria C.
    Mendias, Jose M.
    Hermida, Roman
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 119 - 130
  • [43] Power-Aware High-Level Synthesis Flow for Mapping FPGA Designs
    Kanewala, Udaree
    Gamlath, Kesara
    Ramanayake, Hasindu
    Herath, Kalindu
    Nawinne, Isuru
    Ragel, Roshan
    2019 MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON) / 5TH INTERNATIONAL MULTIDISCIPLINARY ENGINEERING RESEARCH CONFERENCE, 2019, : 228 - 233
  • [44] High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA
    Sjovall, Panu
    Virtanen, Janne
    Vanne, Jarno
    Hamalainen, Timo D.
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 49 - 56
  • [45] A High-Level Synthesis Flow for the Implementation of Iterative Stencil Loop Algorithms on FPGA Devices
    Nacci, Alessandro Antonio
    Rana, Vincenzo
    Bruschi, Francesco
    Sciuto, Donatella
    Beretta, Ivan
    Atienza, David
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [46] Data-Dependent Loop Approximations for Performance-Quality Driven High-Level Synthesis
    Lee, Seogoo
    Gerstlauer, Andreas
    IEEE EMBEDDED SYSTEMS LETTERS, 2018, 10 (01) : 18 - 21
  • [47] High-level synthesis of low-power control-flow intensive circuits
    Khouri, KS
    Lakshminarayana, G
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1715 - 1729
  • [48] DEEQ: Data-driven End-to-End EQuivalence Checking of High-level Synthesis
    Abderehman, Mohammed
    Reddy, Theegala Rakesh
    Karfa, Chandan
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 64 - 70
  • [49] Acceleration of Trading System Back End with FPGAs Using High-Level Synthesis Flow
    Puranik, Sunil
    Barve, Mahesh
    Rodi, Swapnil
    Patrikar, Rajendra
    ELECTRONICS, 2023, 12 (03)
  • [50] High-Level Synthesis: Past, Present, and Future
    Martin, Grant
    Smith, Gary
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 18 - 24