Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips

被引:0
|
作者
Ye, Zhengyang [1 ,2 ,3 ]
Chen, Zhisheng [4 ]
Pan, Youlin [1 ,2 ,3 ]
Liu, Genggeng [1 ,2 ,3 ]
Guo, Wenzhong [1 ,2 ,3 ]
Ho, Tsung-Yi [5 ]
Huang, Xing [6 ]
机构
[1] Fuzhou Univ, Coll Comp & Data Sci, Fuzhou, Peoples R China
[2] Minist Educ, Engn Res Ctr Big Data Intelligence, Fuzhou, Peoples R China
[3] Fuzhou Univ, Fujian Key Lab Network Comp & Intelligent Informa, Fuzhou, Peoples R China
[4] Xiamen Univ, Sch Informat, Xiamen, Peoples R China
[5] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
[6] Northwestern Polytech Univ, Sch Comp Sci, Xian, Peoples R China
来源
2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024 | 2024年
基金
中国国家自然科学基金;
关键词
continuous-flow microfluidic biochips; high-level synthesis; time constraints;
D O I
10.1109/ISQED60706.2024.10528370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As continuous-flow microfluidic biochips technology rapidly advances, its automated synthesis methods require adapting to increasingly complex and stringent biochemical applications. In particular, with the introduction of time-sensitive bioassays, in this work, we present a timing-driven high-level synthesis method to optimize the resource efficiency of bioassays considering the time constraints. Specifically, we investigate the existing forms of time constraints and propose a corresponding flexible modeling approach based on reaction-control which can achieve downward compatibility for physical design. Additionally, we also analyze the impact of storage and wash on time constraints. The experimental results show that our method achieves efficient execution and low devices cost while satisfying time constraints.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] High-level Synthesis Integrated Verification
    Dossis, Michael F.
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2015, 5 (05) : 864 - 870
  • [32] Integrating High-Level Synthesis into MPI
    House, Andrew W. H.
    Saldana, Manuel
    Chow, Paul
    2010 18TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2010), 2010, : 175 - 178
  • [33] Widely parameterizable High-Level Synthesis
    Cieszewski, Radoslaw
    Pozniak, Krzysztof
    Romaniuk, Ryszard
    Linczuk, Maciej
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808
  • [34] Power management in high-level synthesis
    Lakshminarayana, G
    Raghunathan, A
    Jha, NK
    Dey, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 7 - 15
  • [35] Lessons and Experiences with High-Level Synthesis
    Sarkar, Soujanna
    Dabral, Shashank
    Mitra, Raj S.
    Tiwari, Praveen K.
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 34 - 45
  • [36] Critical-Path-Aware High-Level Synthesis with Distributed Controller for Fast Timing Closure
    Lee, Seokhyun
    Choi, Kiyoung
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 19 (02)
  • [37] An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow
    Bhatnagar, Vaibhav
    Ouedraogo, Ganda Stephane
    Gautier, Matthieu
    Carer, Arnaud
    Sentieys, Olivier
    2013 IEEE 77TH VEHICULAR TECHNOLOGY CONFERENCE (VTC SPRING), 2013,
  • [38] Low Power Methodology for an ASIC design flow based on High-Level Synthesis
    Bin Muslim, Fahad
    Qamar, Affaq
    Lavagno, Luciano
    2015 23RD INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS (SOFTCOM), 2015, : 11 - 15
  • [39] Application of symbolic computer algebra in high-level data-flow synthesis
    Peymandoust, A
    De Micheli, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (09) : 1154 - 1165
  • [40] High-level synthesis design flow for power side-channel security
    Zhang L.
    Mu D.
    Hu W.
    Tai Y.
    1600, Science Press (47): : 64 - 69