Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips

被引:0
|
作者
Ye, Zhengyang [1 ,2 ,3 ]
Chen, Zhisheng [4 ]
Pan, Youlin [1 ,2 ,3 ]
Liu, Genggeng [1 ,2 ,3 ]
Guo, Wenzhong [1 ,2 ,3 ]
Ho, Tsung-Yi [5 ]
Huang, Xing [6 ]
机构
[1] Fuzhou Univ, Coll Comp & Data Sci, Fuzhou, Peoples R China
[2] Minist Educ, Engn Res Ctr Big Data Intelligence, Fuzhou, Peoples R China
[3] Fuzhou Univ, Fujian Key Lab Network Comp & Intelligent Informa, Fuzhou, Peoples R China
[4] Xiamen Univ, Sch Informat, Xiamen, Peoples R China
[5] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
[6] Northwestern Polytech Univ, Sch Comp Sci, Xian, Peoples R China
来源
2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024 | 2024年
基金
中国国家自然科学基金;
关键词
continuous-flow microfluidic biochips; high-level synthesis; time constraints;
D O I
10.1109/ISQED60706.2024.10528370
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As continuous-flow microfluidic biochips technology rapidly advances, its automated synthesis methods require adapting to increasingly complex and stringent biochemical applications. In particular, with the introduction of time-sensitive bioassays, in this work, we present a timing-driven high-level synthesis method to optimize the resource efficiency of bioassays considering the time constraints. Specifically, we investigate the existing forms of time constraints and propose a corresponding flexible modeling approach based on reaction-control which can achieve downward compatibility for physical design. Additionally, we also analyze the impact of storage and wash on time constraints. The experimental results show that our method achieves efficient execution and low devices cost while satisfying time constraints.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Performance-driven high-level synthesis with bit-level chaining and clock selection
    Park, S
    Choi, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (02) : 199 - 212
  • [22] High-level synthesis for low power based on network flow method
    Lyuh, CG
    Kim, T
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (03) : 364 - 375
  • [23] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
  • [24] Separation Logic for High-Level Synthesis
    Winterstein, Felix J.
    Bayliss, Samuel R.
    Constantinides, George A.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 9 (02)
  • [25] Translation Validation of High-Level Synthesis
    Kundu, Sudipta
    Lerner, Sorin
    Gupta, Rajesh K.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (04) : 566 - 579
  • [26] RPython']Python High-Level Synthesis
    Cieszewski, Radoslaw
    Linczuk, Maciej
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2016, 2016, 10031
  • [27] High-level test synthesis: a survey
    Ghosh, I
    Jha, NK
    INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 79 - 99
  • [28] A Survey of Verification for High-level Synthesis
    Hu J.
    Hu Y.
    Wang G.
    Chen G.
    Yang H.
    Kang Y.
    Wang K.
    Li S.
    1600, Institute of Computing Technology (33): : 287 - 297
  • [29] Formal Verification of High-Level Synthesis
    Herklotz, Yann
    Pollard, James D.
    Ramanathan, Nadesh
    Wickerson, John
    PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2021, 5 (OOPSLA):
  • [30] High-level synthesis by ants on a tree
    Keinprasit, R
    Chongstitvatana, P
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (10) : 2659 - 2669