An Improved Foreground Calibration Method for Capacitor Mismatch in NS-SAR ADC

被引:0
作者
Li, Jianzheng [1 ]
Zhao, Yuchen [1 ]
Hu, Weimin [1 ]
Liu, Yufei [1 ]
Qin, Yajie [1 ]
Liu, Ziwei [2 ]
机构
[1] Fudan Univ, Sch Informat Sci & Technol, Shanghai 200433, Peoples R China
[2] Fudan Univ, Dept Macromol Sci & Lab Adv Mat, Shanghai 200433, Peoples R China
来源
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024 | 2024年
基金
中国国家自然科学基金;
关键词
improved foreground calibration; mismatch calibration; noise-shaping technology; NS-SAR ADC; NOISE-SHAPING SAR; 4X PASSIVE GAIN;
D O I
10.1109/ISCAS58744.2024.10558559
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
DAC mismatch is a significant error in NS-SAR ADC. It introduces an essentially nonlinear behavior and causes harmonic distortion of the signal. In this paper, we propose an improved foreground digital calibration method. This method is combined with noise shaping technology, improves calibration accuracy and eliminates the impact of error accumulation on high-bit weights. Thus, it elegantly solves the harmonic distortion caused by the capacitor mismatch. Behavioral simulation of the improved foreground digital calibration method is demonstrated in a 12-bit prototype NS-SAR ADC. As a result, the NS-SAR ADC performance ENOB achieves 17.2bit at 32 x OSR. Compared with conventional foreground calibration method, the SNDR increases from 81.4 dB to 106 dB and the SFDR increases from 86.2 dB to 117.4 dB. A 200-point Monte Carlo simulation demonstrates the robustness of the proposed calibration method.
引用
收藏
页数:5
相关论文
共 15 条
[1]   A Foreground LSB-Based Capacitor Mismatch Calibration Method in An 18-bit SAR ADC [J].
Ding, Jie ;
Chen, Yongzhen ;
Wang, Cuixia ;
Wu, Jiangfeng .
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
[2]  
Guo WJ, 2016, PROC EUR SOLID-STATE, P405, DOI 10.1109/ESSCIRC.2016.7598327
[3]  
Hasebe K., 2022, 2022 IEEE S VLSI TEC, P56, DOI DOI 10.1109/VLSITECHNOLOGYANDCIR46769.2022.9830166
[4]  
Hung T. -C., IEEE T CIRCUITS SY 2, V66, P1810
[5]   A 250kHz-BW 93dB-SNDR 4th-Order Noise-Shaping SAR Using Capacitor Stacking and Dynamic Buffering [J].
Liu, Jiaxin ;
Li, Dengquan ;
Zhong, Yi ;
Tang, Xiyuan ;
Sun, Nan .
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 :370-+
[6]   An Overview of Noise-Shaping SAR ADC: From Fundamentals to the Frontier [J].
Jie, Lu ;
Tang, Xiyuan ;
Liu, Jiaxin ;
Shen, Linxiao ;
Li, Shaolan ;
Sun, Nan ;
Flynn, Michael P. .
IEEE Open Journal of the Solid-State Circuits Society, 2021, 1 :149-161
[7]  
Lee Chun C., 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits), pC62, DOI 10.1109/VLSIC.2015.7231328
[8]   A 90-dB-SNDR Calibration-Free Fully Passive Noise-Shaping SAR ADC With 4x Passive Gain and Second-Order DAC Mismatch Error Shaping [J].
Liu, Jiaxin ;
Wang, Xing ;
Gao, Zijie ;
Zhan, Mingtao ;
Tang, Xiyuan ;
Hsu, Chen-Kai ;
Sun, Nan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (11) :3412-3423
[9]  
Liu JX, 2020, ISSCC DIG TECH PAP I, P158
[10]   A 12-b ENOB 2.5-MHz BW VCO-Based 0-1 MASH ADC With Direct Digital Background Calibration [J].
Ragab, Kareem ;
Sun, Nan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (02) :433-447