Maxpool operator for RISC-V processor

被引:0
|
作者
Nevezi-Strango, David [1 ]
Rotar, Danut [2 ]
Valcan, Sorin [1 ]
Gaianu, Mihail [1 ]
机构
[1] West Univ Timisoara, Fac Math & Comp Sci, Timisoara, Romania
[2] Continental Automot Romania, UX Dept, Timisoara, Romania
来源
2023 25TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING, SYNASC 2023 | 2023年
关键词
RISC-V; LLVM; ONNX; Comet; TableGen; C plus; ISA;
D O I
10.1109/SYNASC61333.2023.00042
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper, it will be discussed about the development of a toolchain for integrating a convolutional neural network into a car's cabin, with emphasis on the compiler. The aim of the project is enabling the possibility of introducing the presence of an AI into the cabin, that would mainly supervise the driver for the sake of lowering the rate of any unfortunate event that may happen on the road while driving, like for example noticing and alerting the driver of sleepiness, dizziness. It may also supervise any other passenger as well. The compiler being used is LLVM, a project aiming to create a modular compiler, dividing itself into 3 main sections: the frontend module, the optimizer and the backend module. The current setup will be using the ONNX-MLIR project as a frontend module due to the intentions that an ONNX trained convolutional model will be used. As a backend module, an extended RISC-V module will be developed, because the company where the project is being developed, aims to create it's own hardware accelerator. Thus, the following aspects can be read in this paper: the implementation details about extending the RISC-V backend module for one's needs, additional information about integrating a virtual hardware simulator into a development environment, namely the Comet RISC-V simulator.
引用
收藏
页码:246 / 250
页数:5
相关论文
共 50 条
  • [1] RISC-V2: A Scalable RISC-V Vector Processor
    Patsidis, Kariofyllis
    Nicopoulos, Chrysostomos
    Sirakoulis, Georgios Ch
    Dimitrakopoulos, Giorgos
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [2] RISC-V Barrel Processor for Accelerator Control
    AskariHemmat, MohammadHossein
    Bilaniuk, Olexa
    Wagner, Sean
    Savaria, Yvon
    David, Jean-Pierre
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 212 - 212
  • [3] A RISC-V Processor Design for Transparent Tracing
    Gamino del Rio, Ivan
    Martinez Hellin, Agustin
    Polo, Oscar R.
    Jimenez Arribas, Miguel
    Parra, Pablo
    da Silva, Antonio
    Sanchez, Jonatan
    Sanchez, Sebastian
    ELECTRONICS, 2020, 9 (11) : 1 - 23
  • [4] A RISC-V ISA Compatible Processor IP
    Birari, Akshay
    Birla, Piyush
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [5] A RISC-V ISA Compatible Processor IP for SoC
    Budi, Suseela
    Gupta, Pradeep
    Varghese, Kuruvilla
    Bharadwaj, Amrutur
    2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
  • [6] Design and Verification Environment for RISC-V Processor Cores
    Oleksiak, Adrian
    Cieslak, Sebastian
    Marcinek, Krzysztof
    Pleskacz, Witold A.
    PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 206 - 209
  • [7] A Minimal RISC-V Vector Processor for Embedded Systems
    Johns, Matthew
    Kazmierski, Tom J.
    PROCEEDINGS OF THE 2020 FORUM FOR SPECIFICATION AND DESIGN LANGUAGES (FDL), 2020,
  • [8] Efficient resource shared RISC-V multicore processor
    Islam, Md Ashraful
    Kise, Kenji
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 366 - 372
  • [9] An Implementation of a Pattern Matching Accelerator on a RISC-V Processor
    Takayama, Riku
    Tada, Jubee
    2022 TENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS, CANDARW, 2022, : 273 - 275
  • [10] IndiRA: Design and Implementation of a Pipelined RISC-V Processor
    Tiwari, Ankita
    Guha, Prithwijit
    Trivedi, Gaurav
    Gupta, Nitesh
    Jayaraj, Navneeth
    Pidanic, Jan
    2023 33RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, RADIOELEKTRONIKA, 2023,