A Real-time Demonstrator for Image Classification using FPGA-based Logic Neural Networks

被引:0
|
作者
Concha, David [1 ]
Garcia-Espinosa, Francisco J. [1 ]
Ramirez, Ivan [1 ]
Alberto Aranda, Luis [1 ]
机构
[1] Univ Rey Juan Carlos, CAPO Res Grp, Madrid 28933, Spain
关键词
Deep Learning; Field-Programmable Gate Array (FPGA); Logic Neural Network (LNN); Real-time Image Classification;
D O I
10.1117/12.3017459
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Real-time image processing is a key area of focus, but computationally intensive. Neural networks effectively address classification tasks, but they are not always a viable option, particularly in environments where high power consumption or computational requirements are limiting factors. Hardware devices such as Field-Programmable Gate Arrays (FPGAs) offer significant parallelization capabilities that can be fully exploited when the implemented circuit is composed solely of logic gates. In addition, FPGAs are also interesting alternatives to traditional GPU-based implementations in terms of power consumption and reconfiguration capabilities. They can be used as a demonstration platform to validate a hardware design that can be later manufactured, creating the final Application-Specific Integrated Circuit (ASIC). This paper introduces a practical demonstration platform based on an FPGA that highlights the great capabilities of logic neural networks, a type of neural network constructed exclusively with logic gates. By harnessing FPGA parallelization and logic gates, we have achieved a balance between computational power and real-time performance. This approach ensures that image classification occurs at speeds on the order of nanoseconds. This ultra-fast processing is well-suited for real-time image analysis applications across various domains. Industries that rely on quality control, such as manufacturing, will benefit from rapid and precise assessments. In the field of medical image processing, where quick diagnoses are crucial, this technology promises transformative advancements. The demonstration platform developed serves as a proof of concept for logic neural networks, offering a solution to the challenge of real-time image processing and representing the first step towards the implementation of future architectures of logic networks in hardware.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] FPGA-Based Implementation for Real-Time Epileptic EEG Classification Using Hjorth Descriptor and KNN
    Rizal, Achmad
    Hadiyoso, Sugondo
    Ramdani, Ahmad Zaky
    ELECTRONICS, 2022, 11 (19)
  • [22] FPGA-Based Platform for Real-Time Internet
    Wielgosz, Maciej
    Panggabean, Mauritz
    Chilwan, Ameen
    Ronningen, Leif Arne
    2012 THIRD INTERNATIONAL CONFERENCE ON EMERGING SECURITY TECHNOLOGIES (EST), 2012, : 131 - 134
  • [23] A Real-time FPGA-Based Architecture for OpenSURF
    Chen, Chaoxiu
    Yong, Huang
    Zhong, Sheng
    Yan, Luxin
    MIPPR 2015: PATTERN RECOGNITION AND COMPUTER VISION, 2015, 9813
  • [24] An FPGA-Based Real-Time Event Sampler
    Penneman, Niels
    Perneel, Luc
    Timmerman, Martin
    De Sutter, Bjorn
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 364 - +
  • [25] FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network
    Gilan, Ali Azarmi
    Emad, Mohammad
    Alizadeh, Bijan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (04) : 755 - 759
  • [26] FPGA-based real-time super-resolution on an adaptive image sensor
    Angelopoulou, Maria E.
    Bouganis, Christos-Savvas
    Cheung, Peter Y. K.
    Constantinides, George A.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2008, 4943 : 125 - 136
  • [27] A New FPGA-based Real-Time Configurable System for Medical Image Processing
    Chiuchisan, Iuliana
    2013 E-HEALTH AND BIOENGINEERING CONFERENCE (EHB), 2013,
  • [28] FPGA-based real-time image segmentation for medical systems and data processing
    Dillinger, P.
    Vogelbruch, J. F.
    Leinen, J.
    Suslov, S.
    Patzak, R.
    Winkler, H.
    Schwan, K.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (04) : 2097 - 2101
  • [29] A generic FPGA-based detector readout and real-time image processing board
    Sarpotdar, Mayuresh
    Mathew, Joice
    Safonova, Margarita
    Murthy, Jayant
    HIGH ENERGY, OPTICAL, AND INFRARED DETECTORS FOR ASTRONOMY VII, 2016, 9915
  • [30] An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising
    Hashimoto, Nobuho
    Takamaeda-Yamazaki, Shinya
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 167 - 173