RISC-V based SoC Platform for Neural Network Acceleration

被引:1
|
作者
Rodriguez, Nicolas [1 ,3 ]
Gigena Ivanovich, Diego [1 ,3 ]
Villemur, Martin [1 ]
Julian, Pedro [2 ,3 ]
机构
[1] Silicon Austria Labs, Altenberger Str 66c, Linz, Austria
[2] Univ Nacl Sur IIIE DIEC, RA-800 Bahia Blanca, Buenos Aires, Argentina
[3] JKU LIT SAL eSPML Lab, Bahia Blanca, Buenos Aires, Argentina
关键词
Neuromorphic Computing; Neural Network Accelerators; Digital Architectures;
D O I
10.1109/CAE59785.2024.10487148
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The increasing demand of intelligent devices on resource constrained platforms requires neuromorphic accelerators that can compute several and complex operations while being low power and energy efficient. Symmetric Simplicial operations have compact and low power hardware implementations, making them promising solution to the trade-off between energy efficiency and computational power. This paper presents DIGINEURON V2, the latest System on Chip (SoC) fabricated within the internal research project DIGINEURON that works as a testbed for Neuromorphic Deep Neural Network cores. DIGINEURON V2 is a 1.25x1.25 mm(2) chip in TSMC 65nm CMOS technology, and presents an AMBA AHB 64-bit bus, an open source RISC-V 32bit processor, and 32KB SRAM, among other peripherals such as interfaces, DMA controller, and an improved version of the Channel-wise Symmetric Simplicial (SymSim) accelerator. This new iteration achieves better power/energy efficiency compared to the previous prototype because of clock gating techniques, the new peripherals and improved SymSim engine.
引用
收藏
页码:142 / 147
页数:6
相关论文
共 50 条
  • [31] A Reconfigurable Convolutional Neural Network-Accelerated Coprocessor Based on RISC-V Instruction Set
    Wu, Ning
    Jiang, Tao
    Zhang, Lei
    Zhou, Fang
    Ge, Fen
    ELECTRONICS, 2020, 9 (06) : 1 - 19
  • [32] SMARTS: Secure Memory Assurance of RISC-V Trusted SoC
    Wong, Ming Ming
    Haj-Yahya, Jawad
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 7TH INTERNATIONAL WORKSHOP ON HARDWARE AND ARCHITECTURAL SUPPORT FOR SECURITY AND PRIVACY (HASP '18), 2018,
  • [33] Design of a Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation
    Jiao, Qiang
    Hu, Wei
    Wen, Yuan
    Dong, Yong
    Li, Zhenhao
    Gan, Yu
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2020, PT II, 2020, 12453 : 82 - 96
  • [34] A System-Level Platform with SoC-FPGA for RISC-V Hardware-Software Integration
    Qi L.
    Chang Y.
    Chen Y.
    Zhang X.
    Chen M.
    Bao Y.
    Zhang K.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (06): : 1204 - 1215
  • [35] A RISC-V Based Medical Implantable SoC for High Voltage and Current Tissue Stimulus
    Arnaud, A.
    Miguez, M.
    Gak, J.
    Puyol, R.
    Garcia-Ramirez, R.
    Solera-Bolanos, E.
    Castro-Gonzalez, R.
    Molina-Robles, R.
    Chacon-Rodriguez, A.
    Rimolo-Donadio, R.
    2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
  • [36] Development of a NOEL-V RISC-V SoC Targeting Space Applications
    Andersson, Jan
    50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W 2020), 2020, : 66 - 67
  • [37] Post-Quantum Signatures on RISC-V with Hardware Acceleration
    Karl, Patrick
    Schupp, Jonas
    Fritzmann, Tim
    Sigl, Georg
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (02)
  • [38] Design of Light-weight Encryption Algorithm Based on RISC-V Platform
    Zhang, Zekai
    Cheung, Ray Chak Chung
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 193 - 194
  • [39] Second International workshop on RISC-V for HPC (RISC-V HPC)
    Brown, Nick
    Davis, John
    Leidel, John
    Wong, Michael
    ACM International Conference Proceeding Series, 2023, : 1521 - 1522
  • [40] Design of IOMMU Based on RISC-V
    Wang, Zhendao
    Ban, Guilong
    Hu, Jin
    Jiao, Xufeng
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2024, 51 (06): : 187 - 194