Ultra-Low-Profile Twisted Core Inductor for Vertical Power Delivery Voltage Regulator

被引:1
|
作者
Naradhipa, Adhistira M. [1 ]
Zhu, Feiyang [1 ]
Li, Qiang [1 ]
机构
[1] Virginia Polytech Inst & State Univ, CPES, Blacksburg, VA 24061 USA
来源
2024 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC | 2024年
关键词
coupled inductor; low-profile; twisted core; vertical power delivery; voltage regulator module; COUPLED INDUCTORS; PERFORMANCE; DESIGN;
D O I
10.1109/APEC48139.2024.10509267
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cloud computing and artificial intelligence (AI) are pushing the power of microprocessors, requiring more than a thousand amperes of current. The vertical power delivery (VPD) architecture is emerging to provide ultra-high current to the microprocessors efficiently. With the VPD architecture, the voltage regulator modules (VRMs) are placed under the processor, requiring low-profile VRMs with high current density to comply with the processor platform's form factor. However, magnetic components are usually the bottleneck to achieve high-density VRMs. This paper proposes a new twisted core coupled inductor structure, enabling low-profile VRM. The proposed inductor features a high peak current density of 1.63 A/mm(2) with a height of 2 mm. Moreover, the proposed inductor achieves negative coupling with a single straight winding, resulting in an extremely small winding resistance. Only a single mold design is required to build the proposed twisted core inductor structure, which eases the fabrication complexity. The fabricated two-phase negative coupled inductor is experimentally verified and has a high current handling capability of up to 130 A.
引用
收藏
页码:918 / 924
页数:7
相关论文
共 50 条
  • [21] Boosted CMOS APS Pixel Readout for Ultra Low-Voltage and Low-Power Operation
    Ay, Suat U.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (06) : 341 - 345
  • [22] Circuits and magnetics co-design for ultra-thin vertical power delivery: A snapshot review
    Elasser, Youssef
    Li, Haoran
    Wang, Ping
    Baek, Jaeil
    Radhakrishnan, Kaladhar
    Jiang, Shuai
    Gan, Houle
    Zhang, Xin
    Giuliano, David
    Chen, Minjie
    MRS ADVANCES, 2024, 9 (01) : 12 - 24
  • [23] Towards Ultra-Low Voltage/Power Using Unconventionally Sized Arrays of Transistors
    Beiu, Valeriu
    Beg, Azam
    Ibrahim, Walid
    Kharbash, Fekri
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
  • [24] Low-Power, Low-Voltage CMOS Ultra-Wideband Low Noise Amplifier for Portable Devices
    Yousef, K.
    Jia, H.
    Pokharel, R.
    Allam, A.
    Ragab, M.
    Kanaya, H.
    Yoshida, K.
    PROCEEDINGS OF THE 2013 SECOND INTERNATIONAL JAPAN-EGYPT CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (JEC-ECC), 2013, : 68 - 70
  • [25] Ultra-low voltage and low-power voltage-mode DTMOS-based four-quadrant analog multiplier
    Babacan, Yunus
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (01) : 39 - 45
  • [26] 5-GHz Low Phase Noise CMOS LC-VCO with PGS Inductor Suitable for Ultra-Low Power Applications
    El Oualkadi, Ahmed
    2009 MEDITERRANEAN MICROWAVE SYMPOSIUM, 2009, : 158 - 161
  • [27] A 10 W On-Chip Switched Capacitor Voltage Regulator With Feedforward Regulation Capability for Granular Microprocessor Power Delivery
    Andersen, Toke M.
    Krismer, Florian
    Kolar, Johann W.
    Toifl, Thomas
    Menolfi, Christian
    Kull, Lukas
    Morf, Thomas
    Kossel, Marcel
    Braendli, Matthias
    Francese, Pier Andrea
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (01) : 378 - 393
  • [28] An accurate 1-V threshold voltage reference for ultra-low power applications
    Parisi, Alessandro
    Finocchiaro, Alessandro
    Palmisano, Giuseppe
    MICROELECTRONICS JOURNAL, 2017, 63 : 155 - 159
  • [29] A Double Regulated Footer And Header Voltage Technique For Ultra-Low Power IoT SRAM
    Huan Minh Vo
    2018 IEEE 4TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), 2018, : 107 - 111
  • [30] Model of a switched-capacitor programmable voltage reference for ultra low-power applications
    Boni, Andrea
    Caselli, Michele
    INTEGRATION-THE VLSI JOURNAL, 2023, 90 : 163 - 170