Co-design based FPGA implementation of an efficient new speech hyperchaotic cryptosystem in the transform domain

被引:2
|
作者
Azzaz, Mohamed Salah [1 ]
Kaibou, Redouane [1 ]
Madani, Bachir [1 ]
机构
[1] Ecole Mil Polytech, Lab Syst Elect & Numer, Algiers, Algeria
关键词
Speech; Cryptosystem; FPGA; Co-design; Chaotic; DWT; Real-time; Communication; Embedded; CHAOTIC OSCILLATOR; MAP;
D O I
10.1016/j.vlsi.2024.102197
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper a new encryption system has been designed and implemented for real-time speech transmission to reduce bandwidth requirements, increase security and minimize residual intelligibility. To guarantee robustness and lightweight computation, the developed cryptosystem has been carried out in the wavelet transform domain based on a hyperchaotic model to generate mask and permutation keys. The cryptographic system has been designed using a hardware-software (HW/SW) co-design approach by developing several IP-cores in a relatively short development time. The performances and security evaluation of the system have been validated through simulation results followed by an experimental validation through the implementation of an encrypted speech signal transmission between two low cost Nexys-4 DDR FPGA platforms, operating in real-time for both wired and wireless communications. Compared to similar works, high performances have been obtained in terms of bandwidth efficiency due to the use of DWT, limited area of FPGA resources, low power consumption and high security level with a large keyspace that is sufficient to resist against brute force attacks. The designed system can be a very useful solution for many real-time secure integrated voice communication systems, multiple communication purposes, military, professional or personal high level of conversations security.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] Design and implementation of a new lightweight chaos-based cryptosystem to secure IoT communications
    Abdenour Kifouche
    Mohamed Salah Azzaz
    Redha Hamouche
    Remy Kocik
    International Journal of Information Security, 2022, 21 : 1247 - 1262
  • [32] FPGA-Based Hardware/Software Co-Design of a Bio-Inspired SAT Solver
    Nguyen, Anh Hoang Ngoc
    Aono, Masashi
    Hara-Azumi, Yuko
    IEEE ACCESS, 2020, 8 (49053-49065) : 49053 - 49065
  • [33] Efficient FPGA implementation of chaos-based real-time video watermarking system in spatial and DWT domain using QIM technique
    Aissaoui, Nour Eddine
    Azzaz, Mohamed Salah
    Kaibou, Redouane
    Tanougast, Camel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2025, 22 (01)
  • [34] Design and Implementation of an MSI number based Image Watermarking Architecture in Transform Domain
    Mahanta, Koushik
    Das, Dibya Jyoti
    Bhuyan, H. M. Khalid Raihan
    Dutta, Ankita
    Gogoi, Mriganka
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 157 - 163
  • [35] An Efficient Architecture for a TCP Offload Engine Based on Hardware/Software Co-design
    Jang, Hankook
    Chung, Sang-Hwa
    Kim, Dung Kyue
    Lee, Yun-Sung
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 493 - 509
  • [36] Design and FPGA Implementation of a Pseudorandom Number Generator Based on a Four-Wing Memristive Hyperchaotic System and Bernoulli Map
    Yu, Fei
    Li, Lixiang
    He, Binyong
    Liu, Li
    Qian, Shuai
    Huang, Yuanyuan
    Cai, Shuo
    Song, Yun
    Tang, Qiang
    Wan, Qiuzhen
    Jin, Jie
    IEEE ACCESS, 2019, 7 : 181884 - 181898
  • [37] Design and FPGA implementation of a hyperchaotic conservative circuit with initial offset-boosting and transient transition behavior based on memcapacitor
    Zhang, Xiaohong
    Xu, Jingjing
    Moshayedi, Ata Jahangir
    CHAOS SOLITONS & FRACTALS, 2024, 179
  • [38] FPGA based HW/SW co-design for vision based real-time position measurement of an UAV
    Kim, Young Sik
    Kim, Jeong Ho
    Han, Dong In
    Lee, Mi Hyun
    Park, Ji Hoon
    Lee, Dae Woo
    INTERNATIONAL JOURNAL OF AERONAUTICAL AND SPACE SCIENCES, 2016, 17 (02) : 232 - 239
  • [39] An Efficient Implementation of the Gradient-based Hough Transform using DSP slices and block RAMs on the FPGA
    Zhou, Xin
    Ito, Yasuaki
    Nakano, Koji
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 763 - 771
  • [40] An Efficient Design and FPGA Implementation of a Hyper-chaotic and Deep Learning Based PRNG For Image Security Application
    Alloun, Youcef
    Azzaz, Mohamed Salah
    Kifouche, Abdenour
    Madani, Mahdi
    Bourennane, El-Bay
    2024 1ST INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER, TELECOMMUNICATION AND ENERGY TECHNOLOGIES, ECTE-TECH, 2024,