Co-design based FPGA implementation of an efficient new speech hyperchaotic cryptosystem in the transform domain

被引:2
|
作者
Azzaz, Mohamed Salah [1 ]
Kaibou, Redouane [1 ]
Madani, Bachir [1 ]
机构
[1] Ecole Mil Polytech, Lab Syst Elect & Numer, Algiers, Algeria
关键词
Speech; Cryptosystem; FPGA; Co-design; Chaotic; DWT; Real-time; Communication; Embedded; CHAOTIC OSCILLATOR; MAP;
D O I
10.1016/j.vlsi.2024.102197
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper a new encryption system has been designed and implemented for real-time speech transmission to reduce bandwidth requirements, increase security and minimize residual intelligibility. To guarantee robustness and lightweight computation, the developed cryptosystem has been carried out in the wavelet transform domain based on a hyperchaotic model to generate mask and permutation keys. The cryptographic system has been designed using a hardware-software (HW/SW) co-design approach by developing several IP-cores in a relatively short development time. The performances and security evaluation of the system have been validated through simulation results followed by an experimental validation through the implementation of an encrypted speech signal transmission between two low cost Nexys-4 DDR FPGA platforms, operating in real-time for both wired and wireless communications. Compared to similar works, high performances have been obtained in terms of bandwidth efficiency due to the use of DWT, limited area of FPGA resources, low power consumption and high security level with a large keyspace that is sufficient to resist against brute force attacks. The designed system can be a very useful solution for many real-time secure integrated voice communication systems, multiple communication purposes, military, professional or personal high level of conversations security.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] FPGA Implementation for GPR Signal Processing Based on HW/SW Co-Design Architecture
    Srimuk, Pachara
    Boonpoonga, Akkarat
    Burintramart, Santana
    2015 IEEE CONFERENCE ON ANTENNA MEASUREMENTS & APPLICATIONS (CAMA), 2015,
  • [2] SOFTWARE/HARDWARE CO-DESIGN OF MODULAR EXPONENTIATION FOR EFFICIENT RSA CRYPTOSYSTEM
    Issad, M.
    Boudraa, B.
    Anane, M.
    Anane, N.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (03)
  • [3] FPGA-Based Implementation and Synchronization Design of a New Five-Dimensional Hyperchaotic System
    Wang, Ya
    Li, Xinyu
    Li, Xiaodong
    Guang, Yerui
    Wu, Yanan
    Ding, Qun
    ENTROPY, 2022, 24 (09)
  • [4] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    MA Kefan
    XIAO Liquan
    ZHANG Jianmin
    LI Tiejun
    ChineseJournalofElectronics, 2019, 28 (05) : 953 - 961
  • [5] Accelerating an FPGA-Based SAT Solver by Software and Hardware Co-design
    Ma, Kefan
    Xiao, Liquan
    Zhang, Jianmin
    Li, Tiejun
    CHINESE JOURNAL OF ELECTRONICS, 2019, 28 (05) : 953 - 961
  • [6] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
    Kojima, Akira
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
  • [7] Design and FPGA implementation of a memristor-based multi-scroll hyperchaotic system
    Jia, Sheng-Hao
    Li, Yu-Xia
    Shi, Qing-Yu
    Huang, Xia
    CHINESE PHYSICS B, 2022, 31 (07)
  • [8] FPGA-BASED EFFICIENT HARDWARE/SOFTWARE CO-DESIGN FOR INDUSTRIAL SYSTEMS WITH CONSIDERATION OF OUTPUT SELECTION
    Deliparaschos, Kyriakos M.
    Michail, Konstantinos
    Zolotas, Argyrios C.
    Tzafestas, Spyros G.
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2016, 67 (03): : 150 - 159
  • [9] Hardware Design and Implementation of Classic McEliece Post-Quantum Cryptosystem Based on FPGA
    Chen, Shaofen
    Lin, Haiyan
    Huang, Wenjin
    Huang, Yihua
    2022 IEEE HIGH PERFORMANCE EXTREME COMPUTING VIRTUAL CONFERENCE (HPEC), 2022,
  • [10] Efficient architecture and implementation of vector median filter in co-design context
    Boudabous, Anis
    Khriji, Lazhar
    Ben Atitallah, A.
    Kadionik, P.
    Masmoudi, Nouri
    RADIOENGINEERING, 2007, 16 (03) : 113 - 119