CacheGuard: A Behavior Model Checker for Cache Timing Side-Channel Security

被引:0
|
作者
Xu, Zihan [1 ]
Yin, Lingfeng [1 ]
Lyu, Yongqiang [2 ]
Wang, Haixia [2 ]
Qu, Gang [3 ,4 ]
Wang, Dongsheng [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Beijing 100084, Peoples R China
[3] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[4] Univ Maryland, Syst Res Inst, College Pk, MD 20742 USA
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Defending cache timing side-channels has become a major concern in modern secure processor designs. However, a formal method that can completely check if a given cache design can defend against timing side-channel attacks is still absent. This study presents CacheGuard, a behavior model checker for cache timing side-channel security. Compared to current state-of-the-art prose rule-based security analysis methods, CacheGuard covers the whole state space for a given cache design to discover unknown side-channel attacks. Checking results on standard cache and state-of-the-art secure cache designs discovers 5 new attack strategies, and potentially makes it possible to develop a timing side channel-safe cache with the aid of CacheGuard.
引用
收藏
页码:19 / 24
页数:6
相关论文
共 50 条
  • [21] Entropy-Shield:Side-Channel Entropy Maximization for Timing-based Side-Channel Attacks
    Dhavlle, Abhijitt
    Mehta, Raj
    Rafatirad, Setareh
    Homayoun, Houman
    Dinakarrao, Sai Manoj Pudukotai
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 161 - 166
  • [22] Impact of flush+reload cache side-channel attack on the cps environment and detection technique of flush+reload cache side-channel attack
    Park H.
    Lee S.
    Lee S.
    Kim D.
    Journal of Institute of Control, Robotics and Systems, 2021, 27 (02) : 98 - 104
  • [23] Practical side-channel attack on a security device
    San Pedro, Manuel
    Servant, Victor
    Guillemet, Charles
    31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 130 - 133
  • [24] A tutorial on physical security and side-channel attacks
    Koeune, F
    Standaert, FX
    FOUNDATIONS OF SECURITY ANALYSIS AND DESIGN III, 2005, 3655 : 78 - 108
  • [25] Leveraging Side-Channel Information for Disassembly and Security
    Park, Jungmin
    Rahman, Fahim
    Vassilev, Apostol T.
    Forte, Domenic
    Tehranipoor, Mark
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2020, 16 (01)
  • [26] MeshUp: Stateless Cache Side-channel Attack on CPU Mesh
    Wan, Junpeng
    Bi, Yanxiang
    Zhou, Zhe
    Li, Zhou
    43RD IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP 2022), 2022, : 1506 - 1524
  • [27] Leveraging Hardware Transactional Memory for Cache Side-Channel Defenses
    Chen, Sanchuan
    Liu, Fangfei
    Mi, Zeyu
    Zhang, Yinqian
    Lee, Ruby B.
    Chen, Haibo
    Wang, XiaoFeng
    PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), 2018, : 601 - 608
  • [28] Side-Channel Attack on STTRAM based Cache for Cryptographic Application
    Khan, Mohammad Nasim Imtiaz
    Bhasin, Shivam
    Yuan, Alex
    Chattopadhyay, Anupam
    Ghosh, Swaroop
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 33 - 40
  • [29] Preventing and Detecting Cache Side-Channel Attacks in Cloud Computing
    Younis, Younis A.
    Kifayat, Kashif
    Hussain, Abir
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON INTERNET OF THINGS, DATA AND CLOUD COMPUTING (ICC 2017), 2017,
  • [30] TreasureCache: Hiding Cache Evictions Against Side-Channel Attacks
    Li, Mengming
    Bu, Kai
    Miao, Chenlu
    Ren, Kui
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2024, 21 (05) : 4574 - 4588