QCA-based fault-tolerant XOR Gate for reliable computing with high thermal stability

被引:1
作者
Naz, Syed Farah [1 ]
Shah, Ambika Prasad [1 ]
Ahmed, Suhaib [2 ]
机构
[1] Indian Inst Technol Jammu, Elect Engn Dept, Jammu, J&K, India
[2] Model Inst Engn & Technol, Dept Elect & Commun Engn, Jammu, J&K, India
关键词
XOR gate; nanoelectronics; QCA; reliability; fault-tolerance; thermal stability; POWER DISSIPATION; DESIGN; CIRCUITS;
D O I
10.1088/1402-4896/ad48e8
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
The XOR gate is an essential element in the design of digital circuits due to its versatility and usefulness. The design of XOR gate in this paper is based on Quantum-dot Cellular Automata (QCA) 2D planner technology with no line-to-line intersections. The output amplitude is improved by redundant cell-based design, which also helped reliability and fault tolerance outperform. The proposed XOR gate achieves fault tolerance to single-cell addition and missing-cell defects from 68.48% to 95.33%. In addition, the proposed XOR gate is also fault-tolerant against multiple-cell missing defects, as verified from the simulations. Furthermore, high thermal stability makes the circuit reliable for QCA-based digital design applications. The digital design applications such as 4-bit B2G code converter and a 4-bit parity checker are designed from this XOR gate, utilizing 438 and 414 cells, respectively. This demonstrates its effectiveness in designing fault resilient and reliable circuit designs for various applications.
引用
收藏
页数:14
相关论文
共 50 条
  • [1] A fault-tolerant QCA-based convolution encoder for robust data transmission
    Vaish, Utkarsh
    Abraham, Jeswin Sam
    Kumar, Vobulapuram Ramesh
    NANO COMMUNICATION NETWORKS, 2024, 40
  • [2] A Fault-Tolerant and Efficient XOR Structure for Modular Design of Complex QCA Circuits
    Poorhosseini, Mehrdad
    Hejazi, Ali Reza
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (07)
  • [3] Fault-Tolerant Architecture for Reliable Integrated Gate Drivers
    Kim, Jongbin
    Chung, Hoon-Ju
    Lee, Seung-Woo
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 1038 - 1046
  • [4] Design of Fault-Tolerant and Thermally Stable XOR Gate in Quantum dot Cellular Automata
    Naz, Syed Farah
    Shah, Ambika Prasad
    Ahmed, Suhaib
    Girard, Patrick
    Waltl, Michael
    2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
  • [5] FAC: A Fault-Tolerant Design Approach Based on Approximate Computing
    Balasubramanian, Padmanabhan
    Maskell, Douglas L.
    ELECTRONICS, 2023, 12 (18)
  • [6] Investigating multiple defects on a new fault-tolerant three-input QCA majority gate
    Foroutan, Seyed Amir Hossein
    Sabbaghi-Nadooshan, Reza
    Mohammadi, Majid
    Tavakoli, Mohammad Bagher
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (08) : 8305 - 8325
  • [7] Automating Reliable and Fault-Tolerant Design of LoRa-based IoT Networks
    Yu, Xiaofan
    Xu, Weihong
    Cherkasova, Ludmila
    Rosing, Tajana Simunic
    PROCEEDINGS OF THE 2021 17TH INTERNATIONAL CONFERENCE ON NETWORK AND SERVICE MANAGEMENT (CNSM 2021): SMART MANAGEMENT FOR FUTURE NETWORKS AND SERVICES, 2021, : 455 - 463
  • [8] Robust QCA full-adders using an efficient fault-tolerant five-input majority gate
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    Heikalabad, Saeed Rasouli
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) : 1037 - 1056
  • [9] A novel ultradense and low-power structure for fault-tolerant three-input majority gate in QCA technology
    Ahmadpour, Seyed-Sajad
    Mosleh, Mohammad
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2020, 32 (05)
  • [10] Fault-tolerant Policy for Optical Network Based Distributed Computing System
    Sun, Zhenyu
    Guo, Wei
    Jin, Yaohui
    Sun, Weiqiang
    Hu, Weisheng
    CCGRID 2008: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, VOLS 1 AND 2, PROCEEDINGS, 2008, : 704 - 709