Coarse-grained reconfigurable architectures for radio baseband processing: A survey

被引:1
作者
Hassan, Zohaib [1 ]
Ometov, Aleksandr [1 ]
Lohan, Elena Simona [1 ]
Nurmi, Jari [1 ]
机构
[1] Tampere Univ, Fac Informat Technol & Commun Sci, Korkeakoulunkatu 1, Tampere 33720, Finland
关键词
CGRA; Reconfigurable computing; Domain-specific accelerator (DSA); Radio baseband architecture; Energy efficient communications; INTERFERENCE ROBUST SYNCHRONIZATION; WIRELESS COMMUNICATIONS; CHANNEL ESTIMATION; INTELLIGENT RADIO; LOW-POWER; DESIGN; FREQUENCY; FPGA; 5G; CHALLENGES;
D O I
10.1016/j.sysarc.2024.103243
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Emerging communication technologies, such as 5G and beyond, have introduced diverse requirements that demand high performance and energy efficiency at all levels. Furthermore, the real-time requirements of different services vary significantly - increasing the baseband processor design complexity and demand for flexible hardware platforms. This paper identifies the key characteristics of hardware platforms for baseband processing and describes the existing processing limitations in traditional architectures. In this paper, Coarse-Grained Reconfigurable Architecture (CGRA) is examined as a prospective hardware platform and its characteristic features are highlighted as compared to traditionally employed architectures that make it a suitable candidate for incorporation as a domain-specific accelerator in baseband processing applications. We survey various CGRAs from the last two decades (2004-2023) and analyze their distinct architectural features which can serve as a reference while designing CGRAs for baseband processing applications. Moreover, we investigate the existing challenges toward developing CGRAs for baseband processing and explore their potential solutions. We also provide an overview of the emerging research directions for CGRA and how they can contribute toward the development of advanced baseband processors. Lastly, we highlight a conceptual RISC-V+CGRA framework that can serve as a potential direction toward integrating CGRA in future baseband processing systems.
引用
收藏
页数:30
相关论文
共 248 条
[11]  
Aliagha E, 2022, 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), P185, DOI 10.1109/ICFPT56656.2022.9974339
[12]   Computer Architecture and Amdahl's Law [J].
Amdahl, Gene M. .
COMPUTER, 2013, 46 (12) :38-46
[13]   Exploration of Compute vs. Interconnect Tradeoffs in CGRAs for HPC [J].
Anderson, Jason ;
Adhi, Boma ;
Cortes, Carlos ;
Del Sozzo, Emanuele ;
Ragheb, Omar ;
Sano, Kentaro .
THE PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2023, 2023, :59-68
[14]  
Andrae A.S.G., 2015, Challe., V6, P117, DOI [10.3390/CHALLE6010117, DOI 10.3390/CHALLE6010117]
[15]   GPU-Based Embedded Intelligence Architectures and Applications [J].
Ang, Li Minn ;
Seng, Kah Phooi .
ELECTRONICS, 2021, 10 (08)
[16]  
[Anonymous], 2022, 3GPP TS 38.211
[17]  
[Anonymous], 2010, P 2010 INT C POWER A
[18]  
[Anonymous], 2021, IEEE Std 802.11-2020, P1, DOI [DOI 10.1109/IEEESTD.2021.9363693, 10.1109/ieeestd.2021.9363693]
[19]  
[Anonymous], 2023, 38211 3GPP TS
[20]   EGRA: A Coarse Grained Reconfigurable Architectural Template [J].
Ansaloni, Giovanni ;
Bonzini, Paolo ;
Pozzi, Laura .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (06) :1062-1074