Improved DD-based Equivalence Checking of Quantum Circuits

被引:0
|
作者
Burgholzer, Lukas [1 ]
Wille, Robert [1 ]
机构
[1] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum computing is gaining considerable momentum through the recent progress in physical realizations of quantum computers. This led to rather sophisticated design flows in which the originally specified quantum functionality is compiled through different abstractions. This increasingly raises the question whether the respectively resulting quantum circuits indeed realize the originally intended function. Accordingly, efficient methods for equivalence checking are gaining importance. However, existing solutions still suffer from significant. shortcomings such as their exponential worst case performance and an increased effort to obtain counterexamples in case of non-equivalence. In this work, we propose an improved DD-based equivalence checking approach which addresses these shortcomings. To this end, we utilize decision diagrams and exploit the fact that quantum operations are inherently reversible - allowing for dedicated strategies that keep the overhead moderate in many cases. Experimental results confirm that the proposed strategies lead to substantial speed-ups - allowing to perform equivalence checking of quantum circuits factors or even magnitudes faster than the state of the art.
引用
收藏
页码:127 / 132
页数:6
相关论文
共 50 条
  • [41] Equivalence Checking Paradigms in Quantum Circuit Design
    Peham, Tom
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 517 - 522
  • [42] The Power of Simulation for Equivalence Checking in Quantum Computing
    Burgholzer, Lukas
    Wille, Robert
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [43] Automated Equivalence Checking of Concurrent Quantum Systems
    Ardeshir-Larijani, Ebrahim
    Gay, Simon J.
    Nagarajan, Rajagopal
    ACM TRANSACTIONS ON COMPUTATIONAL LOGIC, 2018, 19 (04)
  • [44] Program Equivalence Checking for the Facilitation of Quantum Offloading
    Speer, Jon
    Nurminen, Jukka K.
    2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2021, : 1464 - 1470
  • [45] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
    Sebastian Steinhorst
    Lars Hedrich
    Formal Methods in System Design, 2010, 36 : 131 - 147
  • [46] cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits
    Jha, Chandan Kumar
    Hassan, Muhammad
    Drechsler, Rolf
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (07) : 3282 - 3293
  • [47] Advanced methods for equivalence checking of analog circuits with strong nonlinearities
    Steinhorst, Sebastian
    Hedrich, Lars
    FORMAL METHODS IN SYSTEM DESIGN, 2010, 36 (02) : 131 - 147
  • [48] Combining half adder graph for equivalence checking of arithmetic circuits
    Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
    Zhejiang Daxue Xuebao (Gongxue Ban), 2008, 8 (1345-1349+1403):
  • [49] Logical Equivalence Checking of Asynchronous Circuits Using Commercial Tools
    Saifhashemi, Arash
    Huang, Hsin-Ho
    Bhalerao, Priyanka
    Beerel, Peter A.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1563 - 1566
  • [50] Equivalence checking of combinational circuits using Boolean expression diagrams
    Hulgaard, H
    Williams, PF
    Andersen, HR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) : 903 - 917