Improved DD-based Equivalence Checking of Quantum Circuits

被引:0
|
作者
Burgholzer, Lukas [1 ]
Wille, Robert [1 ]
机构
[1] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum computing is gaining considerable momentum through the recent progress in physical realizations of quantum computers. This led to rather sophisticated design flows in which the originally specified quantum functionality is compiled through different abstractions. This increasingly raises the question whether the respectively resulting quantum circuits indeed realize the originally intended function. Accordingly, efficient methods for equivalence checking are gaining importance. However, existing solutions still suffer from significant. shortcomings such as their exponential worst case performance and an increased effort to obtain counterexamples in case of non-equivalence. In this work, we propose an improved DD-based equivalence checking approach which addresses these shortcomings. To this end, we utilize decision diagrams and exploit the fact that quantum operations are inherently reversible - allowing for dedicated strategies that keep the overhead moderate in many cases. Experimental results confirm that the proposed strategies lead to substantial speed-ups - allowing to perform equivalence checking of quantum circuits factors or even magnitudes faster than the state of the art.
引用
收藏
页码:127 / 132
页数:6
相关论文
共 50 条
  • [31] Automated equivalence checking of switch level circuits
    Jolly, S
    Parashkevov, A
    McDougall, T
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 299 - 304
  • [32] Sequential Equivalence Checking of Clock-Gated Circuits
    Dai, Yu-Yun
    Khoo, Kei-Yong
    Brayton, Robert K.
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [33] Checking equivalence for circuits containing incompletely specified boxes
    Scholl, C
    Becker, B
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 56 - 63
  • [34] Sequential Equivalence Checking for Clock-Gated Circuits
    Savoj, Hamid
    Mishchenko, Alan
    Brayton, Robert
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 305 - 317
  • [35] Compatible Equivalence Checking of X-Valued Circuits
    Wang, Yu-Neng
    Luo, Yun-Rong
    Chien, Po-Chun
    Wang, Ping-Lun
    Wang, Hao-Ren
    Lin, Wan-Hsuan
    Jiang, Jie-Hong Roland
    Huang, Chung-Yang Ric
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [36] Equivalence checking of arithmetic circuits on the arithmetic bit level
    Stoffel, D
    Kunz, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 586 - 597
  • [37] Checking combinational equivalence of speed-independent circuits
    Beerel, PA
    Burch, JR
    Meng, TH
    FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (01) : 37 - 85
  • [38] Checking Combinational Equivalence of Speed-Independent Circuits
    Peter A. Beerel
    Jerry R. Burch
    Teresa H. Meng
    Formal Methods in System Design, 1998, 13 : 37 - 85
  • [39] Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations
    Zulehner, Alwin
    Wille, Robert
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 90 - 95
  • [40] Model Checking for Verification of Quantum Circuits
    Ying, Mingsheng
    FORMAL METHODS, FM 2021, 2021, 13047 : 23 - 39