A self-adaptive correlated multiple sampling technique based on single-slope ADC for low-noise CMOS image sensors

被引:1
作者
Zheng, Haojie [1 ,2 ]
Nie, Kaiming [1 ,2 ]
Zha, Wanbin [1 ,2 ]
Xu, Jiangtao [1 ,2 ]
机构
[1] Tianjin Univ, Sch Microelect, 92 Weijin Rd, Tianjin 300072, Peoples R China
[2] Tianjin Key Lab Imaging & Sensing Microelect Techn, 92 Weijin Rd, Tianjin 300072, Peoples R China
基金
中国国家自然科学基金;
关键词
Low noise; CMOS image sensor; Correlated multiple sampling; Self-adaptive correlated multiple sampling;
D O I
10.1016/j.mejo.2024.106232
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a self-adaptive correlated multiple sampling (SACMS) technique for low-noise CMOS image sensors. Compared to the traditional correlated multiple sampling (TCMS), SACMS technique adds a predetermination stage to determine the brightness of the pixel, reducing the 4 large-range ramps to 3 smallrange ramps and 1 large-range ramp when quantizing the signal. For dark pixels, the signal is quantized using small-range ramps with short sampling interval to reduce low-frequency noise. For bright pixels, the CMS operation is turned off and the signal is quantized only once in the large-range ramp to improve the frame rate. Simulation results demonstrate that, for dark pixels, SACMS achieves a minimum readout noise of 84.22 mu Vrms at eight times analog gain, compared to 108.76 mu Vrms with TCMS, representing an approximately 21.7 % improvement in noise suppression. Additionally, the sampling rate of the SSADC employing SACMS technique is 36.36 kHz, while the sampling rate of the SSADC using TCMS technique is 21 kHz.
引用
收藏
页数:9
相关论文
共 24 条
[11]   A 180 fps WVGA CIS with 3.2e- TRN and dual-readout modes [J].
Liu, Xiaoxuan ;
Cao, Tianjiao ;
Li, Haisong ;
Yuan, Xin ;
Xu, Wancheng ;
Li, Ting .
MICROELECTRONICS JOURNAL, 2024, 148
[12]   A fast correlated multiple sampling technique based on 12-bit SAR ADC with digital calibration for low-noise CMOS image sensor [J].
Nie, Kaiming ;
Yin, Zhaoyang ;
Xu, Jiangtao .
MICROELECTRONICS JOURNAL, 2017, 59 :47-54
[13]   CMOS Image Sensor With Two-Step Single-Slope ADCs and a Detachable Super Capacitive DAC [J].
Park, Wonhui ;
Piao, Canxing ;
Choi, Jaehyuk ;
Lee, Houk .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) :849-853
[14]  
Shinozuka Y, 2015, IEEE INT SYMP CIRC S, P357, DOI 10.1109/ISCAS.2015.7168644
[15]   Time Domain Noise Analysis of Oversampled CMOS Image Sensors [J].
Suess, Andreas ;
Wilhelmsen, Mathias ;
Zuo, Liang ;
Fowler, Boyd .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) :2973-2978
[16]   2?s row time 12-bit column-parallel single slope ADC for high-speed CMOS image sensor [J].
Wang, Gaoyuan ;
Chen, Quanmin ;
Xu, Jiangtao ;
Nie, Kaiming .
MICROELECTRONICS JOURNAL, 2023, 135
[17]   A low-noise readout circuit design for multi-bit quanta image sensor [J].
Wang, Xiuyu ;
Li, Changchun ;
Zha, Wanbin ;
Nie, Kaiming ;
Xu, Jiangtao .
MICROELECTRONICS JOURNAL, 2022, 125
[18]   A low-power conditional analog correlated multiple sampling circuit for low-noise CMOS image sensor [J].
Xu, Jiangtao ;
Wei, Jiahao ;
Chen, Quanmin ;
Zha, Wanbin ;
Nie, Kaiming .
MICROELECTRONICS JOURNAL, 2022, 123
[19]   A 0.66erms- Temporal-Readout-Noise 3-D-Stacked CMOS Image Sensor With Conditional Correlated Multiple Sampling Technique [J].
Yeh, Shang-Fu ;
Chou, Kuo-Yu ;
Tu, Hon-Yih ;
Chao, Calvin Yi-Ping ;
Hsueh, Fu-Lung .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (02) :527-537
[20]   A 625kHz-BW, 79.3dB-SNDR Second-Order Noise-Shaping SAR ADC Using High-Efficiency Error-Feedback Structure [J].
Yi, Pinyun ;
Liang, Yuhua ;
Liu, Shubin ;
Xu, Nuo ;
Fang, Liang ;
Hao, Yue .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) :859-863