A Four-level Active Gate Driver with Continuously Adjustable Intermediate Gate Voltages

被引:13
作者
Du, Xia [1 ]
Wei, Yuqi [1 ]
Stratta, Andrea [1 ,2 ]
Du, Liyang [1 ]
Machireddy, Venkata Samhitha [1 ]
Mantooth, Alan [1 ]
机构
[1] Univ Arkansas, Dept Elect Engn, Fayetteville, AR 72701 USA
[2] Univ Nottingham, Dept Elect & Elect Engn, Nottingham, England
来源
2022 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC | 2022年
基金
美国国家科学基金会;
关键词
Active gate driver(AGD); trajectory modeling of silicon carbide (SiC) MOSFET; trajectory optimization algorithm; electromagnetic interference (EMI); switch losses;
D O I
10.1109/APEC43599.2022.9773689
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The dv/dt and di/dt during switching transients are increased dramatically due to the very fast switching speed of silicon carbide (SiC) MOSFET, which are the major sources for the electromagnetic interference (EMI) noises. To improve the system's EMI performance, a novel four-level active gate driver (4-L AGD) with independent adjustable turn-on and turn-off gate voltages is proposed. Based on the trajectory modeling of the SiC MOSFET, dv/dt, di/dt, switch losses can be optimized by applying different intermediate voltage levels during turn-on and turn-off transients to improve the system EMI performance, suppress voltage and current overshoots and oscillations. Compared with the existing AGD with the fixed intermediate voltage, the proposed AGD's intermediate voltage level can be flexibly and continuously adjusted in a very wide range during both turn-on and turn-off transients. The proposed AGD working principles, trajectory modeling and the optimizations of the intermediate voltages are analyzed. Finally, simulations and experimental validations are carried out on a double pulse test platform with different intermediate voltages. The proposed AGD has the capability to fine tune dv/dt, di/dt and suppress overshoots effectively according to the experimental results.
引用
收藏
页码:1379 / 1386
页数:8
相关论文
共 23 条
[1]   Design Considerations and Development of an Innovative Gate Driver for Medium-Voltage Power Devices With High dv/dt [J].
Anurag, Anup ;
Acharya, Sayan ;
Prabowo, Yos ;
Gohil, Ghanshyamsinh ;
Bhattacharya, Subhashish .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (06) :5256-5267
[2]   Digital Slew Rate and S-Shape Control for Smart Power Switches to Reduce EMI Generation [J].
Blank, Mathias ;
Glueck, Tobias ;
Kugi, Andreas ;
Kreuter, Hans-Peter .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (09) :5170-5180
[3]   Design and Optimization of SiC MOSFET Wire Bondless Power Modules [J].
Chen, Hao ;
Hossain, Md Maksudul ;
Castillo, David Gonzalez ;
Li, Xiaoling ;
Wallace, Andrea ;
Chen, Yuxiang ;
Mantooth, H. Alan .
2020 IEEE 9TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC2020-ECCE ASIA), 2020, :725-728
[4]   A Review of Switching Oscillations of Wide Bandgap Semiconductor Devices [J].
Chen, Jian ;
Du, Xiong ;
Luo, Quanming ;
Zhang, Xinyue ;
Sun, Pengju ;
Zhou, Lin .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (12) :13182-13199
[5]  
Chen Z., 2009, Thesis
[6]   Analytical Switching Loss Modeling Based on Datasheet Parameters for MOSFETs in a Half-Bridge [J].
Christen, Daniel ;
Biela, Jurgen .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (04) :3700-3710
[7]  
Dymond HCP, 2017, IEEE ENER CONV, P5107, DOI 10.1109/ECCE.2017.8096860
[8]   Characterization and Implementation of Dual-SiC MOSFET Modules for Future Use in Traction Converters [J].
Fabre, Joseph ;
Ladoux, Philippe ;
Piton, Michel .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (08) :4079-4090
[9]   The Worst Conducted EMI Spectrum of Critical Conduction Mode Boost PFC Converter [J].
Ji, Qing ;
Ruan, Xinbo ;
Ye, Zhihong .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (03) :1230-1241
[10]   Improving SiC JFET Switching Behavior Under Influence of Circuit Parasitics [J].
Josifovic, Ivan ;
Popovic-Gerber, Jelena ;
Ferreira, Jan Abraham .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (08) :3843-3854