Controlled integration of InP nanoislands with CMOS-compatible Si using nanoheteroepitaxy approach

被引:1
|
作者
Kamath, Anagha [1 ]
Ryzhak, Diana [2 ]
Rodrigues, Adriana [1 ]
Kafi, Navid [1 ]
Golz, Christian [1 ]
Spirito, Davide [2 ]
Skibitzki, Oliver [2 ]
Persichetti, Luca [3 ,4 ]
Schmidbauer, Martin [5 ]
Hatami, Fariba [1 ]
机构
[1] Humboldt Univ, Inst Phys, Newtonstr 15, D-12489 Berlin, Germany
[2] Leibniz Inst Innovat Mikroelekt, IHP, Technol Pk 25, D-15236 Frankfurt, Oder, Germany
[3] Univ Roma Tre, Dipartimento Sci, Viale G Marconi 446, I-00146 Rome, Italy
[4] Univ Roma Tor Vergata, Dipartimento Fis, Via Ric Sci 1, I-00133 Rome, Italy
[5] Leibniz Inst Kristallzuchtung, Max Born Str 2, D-12489 Berlin, Germany
关键词
Indium phosphide; Silicon nanotips; CMOS technology; Nanoheteroepitaxy; Optoelectronics; OPTICAL-PROPERTIES; SEMICONDUCTOR; EPITAXY;
D O I
10.1016/j.mssp.2024.108585
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Indium phosphide (InP) nanoislands are grown on pre-patterned Silicon (001) nanotip substrate using gassource molecular-beam epitaxy via nanoheteroepitaxy approach. The study explores the critical role of growth temperature in achieving selectivity, governed by diffusion length. Our study reveals that temperatures of about 480 degrees C and lower, lead to parasitic growth, while temperatures about 540 degrees C with an indium growth rate of about 0.7 & Aring;.s-1 and phosphine flux of 4 sccm inhibit selective growth. The establishment of an optimal temperature window for selective InP growth is demonstrated for a temperature range of 490 degrees C to 530 degrees C. Comprehensive structural and optical analyses using atomic force microscopy, Raman spectroscopy, x-ray diffraction, and photoluminescence confirm a zincblende structure of indium phosphide with fully relaxed islands. These results demonstrate the capability to precisely tailor the position of InP nanoislands through a noncatalytic nanoheteroepitaxy approach, marking a crucial advancement in integrating InP nanoisland arrays on silicon devices.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Electrooptical Modulating Device Based on a CMOS-Compatible α-Si:H/α-SiCN Multistack Waveguide
    Rao, Sandro
    Della Corte, Francesco G.
    Summonte, Caterina
    Suriano, Francesco
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2010, 16 (01) : 173 - 178
  • [42] Multi-Standard Radio-over-Fiber Systems Using CMOS-Compatible Si Avalanche Photodetectors
    Kang, Hyo-Soon
    Lee, Myung-Jae
    Choi, Woo-Young
    2008 INTERNATIONAL TOPICAL MEETINGS ON MICROWAVE PHOTONICS AND 2008 ASIA-PACIFIC MICROWAVE PHOTONICS CONFERENCE, 2008, : 302 - 305
  • [43] Fabrication and Electrical Characterization of Fully CMOS-Compatible Si Single-Electron Devices
    Koppinen, P. J.
    Stewart, M. D., Jr.
    Zimmerman, Neil M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 78 - 83
  • [44] High-speed CMOS-compatible III-V on Si membrane photodetectors
    Baumgartner, Yannick
    Caimi, Daniele
    Sousa, Marilyne
    Hopstaken, Marinus
    Salamin, Yannick
    Baeuerle, Benedikt
    Bitachon, Bertold Ian
    Leuthold, Juerg
    Faist, Jerome
    Offrein, Bert J.
    Czornomaz, Lukas
    OPTICS EXPRESS, 2021, 29 (01): : 509 - 516
  • [45] CMOS-Compatible Plasmonic Bragg Reflectors Based on Cu-Dielectric-Si Structures
    Zhu, Shiyang
    Chu, Hong-Son
    Lo, Guo-Qiang
    Kwong, Dim-Lee
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2013, 25 (21) : 2115 - 2118
  • [46] Top-Down Fabrication of Fully CMOS-Compatible Silicon Nanowire Arrays and Their Integration into CMOS Inverters on Plastic
    Lee, Myeongwon
    Jeon, Youngin
    Moon, Taeho
    Kim, Sangsig
    ACS NANO, 2011, 5 (04) : 2629 - 2636
  • [47] Monolithic integration of lattice-matched Ga(NAsP)-based laser structures on CMOS-compatible Si (001) wafers for Si-photonics applications
    Volz, Kerstin
    Ludewig, Peter
    Stolz, Wolfgang
    FUTURE DIRECTIONS IN SILICON PHOTONICS, 2019, 101 : 201 - 227
  • [48] Using residual stresses to develop CMOS-compatible RF MEMS switches
    Huang, Jung-Tang
    Li, Shao-Yi
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 643 - 648
  • [49] CMOS-Compatible and Low-Cost Thin Film MACE Approach for Light-Emitting Si NWs Fabrication
    Leonardi, Antonio Alessio
    Lo Faro, Maria Jose
    Irrera, Alessia
    NANOMATERIALS, 2020, 10 (05)
  • [50] A CMOS-Compatible Fabrication Approach for High-Performance Perovskite Photodetector Arrays
    Wu, Erfu
    Tsarev, Sergey
    Proniakova, Daria
    Liu, Xuqi
    Bachmann, Dominik
    Yakunin, Sergii
    Kovalenko, Maksym V.
    Shorubalko, Ivan
    ADVANCED OPTICAL MATERIALS, 2025, 13 (10):