Design of a Three-Level Cross-Verification Coverage Model for Complex IP Verification

被引:0
作者
Ma, Mingyuan [1 ]
Sui, Jinxue [1 ]
Zhang, Xia [2 ]
机构
[1] Shandong Technol & Business Univ, Yantai 264005, Shandong, Peoples R China
[2] Peking Univ, Adv Inst Informat Technol, Hangzhou 311200, Zhejiang, Peoples R China
来源
PROCEEDINGS OF 2023 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND COMPUTER ENGINEERING, EITCE 2023 | 2023年
关键词
Coverage; Three-Level Cross; Coverage Model; VCU; UVM; Completeness;
D O I
10.1145/3650400.3650640
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
To address the challenge of comprehensive coverage for various functional combinations in the verification process of complex IPs, this paper proposes a Three-Level cross-verification coverage model design approach. The Three-Level cross-verification coverage model design approach is applied to the coverage collection of a Vector Computation Unit(VCU) in a Network Processing Unit (NPU). Within the Universal Verification Methodology(UVM) verification platform, a Three-Level cross-verification coverage model is designed to ensure complete coverage of all functional combinations within the VCU, thereby ensuring functional completeness of the designed VCU. Experimental results demonstrate that this coverage model effectively covers all functional combinations systematically, reduces coverage collection time, and potentially reduces the volume of functional test case design in the verification process.
引用
收藏
页码:1428 / 1434
页数:7
相关论文
共 15 条
[1]  
Aerospace Liu, 2016, Computer Engineering and Design, V37, P1675, DOI [10.16208/j.issn1000-7024.2016.06.047, DOI 10.16208/J.ISSN1000-7024.2016.06.047]
[2]  
Andrade G. A. G., 2023, COMPUTER AIDED DESIG
[3]  
[Anonymous], 2023, Shandong Industrial and Business College, DOI [10.27903/d.cnki.gsdsg.2023.000088, DOI 10.27903/D.CNKI.GSDSG.2023.000088]
[4]   Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks [J].
Chen, Yu-Hsin ;
Krishna, Tushar ;
Emer, Joel S. ;
Sze, Vivienne .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (01) :127-138
[5]   A Reversible-Logic based Architecture for VGGNet [J].
Dey, Bappaditya ;
Khalil, Kasem ;
Kumar, Ashok ;
Bayoumi, Magdy .
2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
[6]   An Efficient Formal Verification Method in I/O Multiplexing Module Based on VC Formal CC [J].
Duan, Liying ;
Hu, Yi ;
Liu, Hao ;
Feng, Wennan ;
Gan, Jie .
2020 IEEE THE 3RD INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION ENGINEERING (ICECE), 2020, :112-116
[7]   Pre-Silicon FEC Decoding Verification on SoC FPGAs [J].
Fernandez, Victor ;
Abad, Carlos ;
Alvarez, Angel ;
Ugarte, Inigo ;
Sanchez, Pablo .
IEEE COMMUNICATIONS LETTERS, 2021, 25 (01) :127-131
[8]   Compact Convolutional Neural Network Accelerator for IoT Endpoint SoC [J].
Ge, Fen ;
Wu, Ning ;
Xiao, Hao ;
Zhang, Yuanyuan ;
Zhou, Fang .
ELECTRONICS, 2019, 8 (05)
[9]  
Kumar G. Deva Phanindra, 2013, Applied Mechanics and Materials, V339, P178, DOI 10.4028/www.scientific.net/AMM.339.178
[10]  
Sui Jinxue, 2023, Computer Simulation, V40, P345