共 14 条
- [1] Chen L., 2021, ADDITIONAL PAPERS PR, P000069, DOI DOI 10.4071/2380-4491.2021.HITEC.000069
- [2] Chen L.-Y., 2017, Journal of Microelectronics and Electronic Packaging, V14, P11, DOI [10.4071/imaps.529, DOI 10.4071/IMAPS.529]
- [3] Metal-to-Metal Flip-Chip Bonding for HighTemperature 3D SiC IC Integration and Packaging [J]. 2023 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED, 2023, : 14 - 17
- [4] 3-D Stacking of SiC Integrated Circuit Chips With Gold Wire Bonded Interconnects for Long-Duration High-Temperature Applications [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (10): : 1601 - 1608
- [5] Wirebonding Based 3-D SiC IC Stacks for High Temperature Applications [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 2023 - 2027
- [6] Li Feng, 2023, arXiv, DOI [10.36227/techrxiv.24605190.v1, DOI 10.36227/TECHRXIV.24605190.V1]
- [7] Nasiri A., 2020, Journal of Microelectronics and Electronic Packaging, V17, P59
- [8] Neudeck PG., 2021, ADDITIONAL C DEVICE, V2021, P000064
- [9] Operational Testing of 4H-SiC JFET ICs for 60 Days Directly Exposed to Venus Surface Atmospheric Conditions [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 100 - 110
- [10] Neudeck PhilipG., 2018, J MICROELECTRONICS E, V15, P163, DOI DOI 10.4071/IMAPS.729648