Flip-Chip Bonding of SiC Chips onto Alumina Substrate for High-Temperature Applications

被引:0
作者
Li, Feng [1 ]
Lamsal, Buddhi S. [1 ]
Shi, Jiaqi [1 ]
机构
[1] Univ Idaho, Dept Elect & Comp Engn, Moscow, ID 83844 USA
来源
2024 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED | 2024年
关键词
electronic packaging; flip chip bonding; high temperature; integrated circuit (IC); silicon carbide (SiC);
D O I
10.1109/WMED61554.2024.10534140
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper studies the flip-chip bonding of silicon carbide (SiC) chips onto an alumina ceramic substrate for applications at up to 600 degrees C high temperatures. A daisy chain interconnect is formed by bonding SiC dummy chips with sputtered Ti/TaSi2/Pt thin film conductor pads to alumina substrate with screen-printed gold conductor pads using gold stud bumps either placed on the SiC or alumina. The package is subjected to a thermal aging process in the air at 600 degrees C for up to eight days. Die shear tests show that the average shear force per bump is 13.3 gram force (gf) for the package with bumps formed on the SiC chip and 17.8 gf for the package with bumps formed on the alumina substrate. No significant dependence of die shear force on thermal aging days is observed. The daisy chain interconnect formed with 36 bumps in the flip-chip package is measured, when continuous, to be about 20 Omega. The resistance decreases slightly and steadily with the thermal aging days.
引用
收藏
页码:1 / 4
页数:4
相关论文
共 14 条
  • [1] Chen L., 2021, ADDITIONAL PAPERS PR, P000069, DOI DOI 10.4071/2380-4491.2021.HITEC.000069
  • [2] Chen L.-Y., 2017, Journal of Microelectronics and Electronic Packaging, V14, P11, DOI [10.4071/imaps.529, DOI 10.4071/IMAPS.529]
  • [3] Metal-to-Metal Flip-Chip Bonding for HighTemperature 3D SiC IC Integration and Packaging
    Li, Feng
    Shi, Jiaqi
    [J]. 2023 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, WMED, 2023, : 14 - 17
  • [4] 3-D Stacking of SiC Integrated Circuit Chips With Gold Wire Bonded Interconnects for Long-Duration High-Temperature Applications
    Li, Feng
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (10): : 1601 - 1608
  • [5] Wirebonding Based 3-D SiC IC Stacks for High Temperature Applications
    Li, Feng
    Raveendran, Srividya
    [J]. IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 2023 - 2027
  • [6] Li Feng, 2023, arXiv, DOI [10.36227/techrxiv.24605190.v1, DOI 10.36227/TECHRXIV.24605190.V1]
  • [7] Nasiri A., 2020, Journal of Microelectronics and Electronic Packaging, V17, P59
  • [8] Neudeck PG., 2021, ADDITIONAL C DEVICE, V2021, P000064
  • [9] Operational Testing of 4H-SiC JFET ICs for 60 Days Directly Exposed to Venus Surface Atmospheric Conditions
    Neudeck, Philip G.
    Chen, Liangyu
    Meredith, Roger D.
    Lukco, Dorothy
    Spry, David J.
    Nakley, Leah M.
    Hunter, Gary W.
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 100 - 110
  • [10] Neudeck PhilipG., 2018, J MICROELECTRONICS E, V15, P163, DOI DOI 10.4071/IMAPS.729648