共 67 条
[2]
[Anonymous], 2016, P HARDWARE ARCHITECT
[3]
Apecechea G.I., 2014, IACR CRYPTOLOGY EPRI, V2014, P435
[5]
Bazm MM, 2018, 2018 THIRD INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), P7, DOI 10.1109/FMEC.2018.8364038
[6]
Detection of Cache Side Channel Attacks Using Thread Level Monitoring of Hardware Performance Counters
[J].
2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021),
2021,
:210-217
[7]
Biehl I, 2000, LECT NOTES COMPUT SC, V1880, P131
[9]
Verification of OpenSSL Version via Hardware Performance Counters
[J].
DISRUPTIVE TECHNOLOGIES IN SENSORS AND SENSOR SYSTEMS,
2017, 10206
[10]
Fight Hardware with Hardware: Systemwide Detection and Mitigation of Side-channel Attacks Using Performance Counters
[J].
DIGITAL THREATS: RESEARCH AND PRACTICE,
2023, 4 (01)