The 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non-Volatile Devices

被引:2
|
作者
Jeon, Yu-Rim [1 ]
Seo, Donguk [2 ]
Lee, Yoonmyung [2 ]
Akinwande, Deji [1 ]
Choi, Changhwan [3 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78172 USA
[2] Sungkyunkwan Univ, Dept Elect & Comp Engn, Suwon 16419, South Korea
[3] Hanyang Univ, Div Mat Sci & Engn, Seoul 04763, South Korea
基金
新加坡国家研究基金会;
关键词
3D neuromorphic system; CMOS integration; convolutional neural network; high k metal oxide; RRAM; synaptic device; transistor; wafer bonding;
D O I
10.1002/advs.202402667
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
3D neuromorphic hardware system is first demonstrated in neuromorphic application as on-chip level by integrating array devices with CMOS circuits after wafer bonding (WB) and interconnection process. The memory window of synaptic device is degraded after WB and 3 Dimesional (3D) integration due to process defects and thermal stress. To address this degradation, Ag diffusion in materials of Ta2O5 and HfO2 is studied in a volatile memristor, furthermore, the interconnection and gate metal Ru are investigated to reduce defective traps of gate interface in non-volatile memory devices. As a result, a memory window is improved over 106 in both types of devices. Improved and 3D integrated 12 x 14 array devices are identified in the synaptic characteristics according to the change of the synaptic weight from the interconnected Test Element Group (TEG) of the Complementary Metal Oxide Semiconductor (CMOS) circuits. The trained array devices present recognizable image of letters, achieving an accuracy rate of 92% when utilizing a convolutional neural network, comparing the normalized accuracy of 93% achieved by an ideal synapse device. This study proposes to modulate the memory windows up to 106 in an integrated hardware-based neural system, considering the possibility of device degradation in both volatile and non-volatile memory devices demonstrated by the hardware neural system. Monolithically 3D integrated on-chip neural system is demonstrated using CMOS circuits, considering the degradation of memory window after wafer bonding and interconnection processes. Ag diffusion in bi-layer is studied in volatile memristors. Additionally, interconnection and gate metal are investigated to reduce defective traps in non-volatile transistor. A memory window is improved over 106 in both types of devices. image
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Fluorenone/carbazole based bipolar small molecules for non-volatile memory devices
    Yang, Jia-Qin
    Ting, Li-Yu
    Wang, Ruopeng
    Mao, Jing-Yu
    Ren, Yi
    Chang, Chih-Li
    Yeh, Chun-Ming
    Chou, Ho-Hsiu
    Zhou, Ye
    Han, Su-Ting
    ORGANIC ELECTRONICS, 2020, 78
  • [42] Recent progress in gold nanoparticle-based non-volatile memory devices
    Lee, Jang-Sik
    GOLD BULLETIN, 2010, 43 (03): : 189 - 199
  • [43] An In-memory Booth Multiplier Based on Non-volatile Memory for Neural Network Applications
    Wu, Jiayao
    Wang, YiJiao
    Yang, Zhi
    He, Kuiqing
    Wang, Pengxu
    Zhao, Weisheng
    PROCEEDINGS OF THE 17TH ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, NANOARCH 2022, 2022,
  • [44] Vertically stacked non-volatile memory devices - material considerations
    Godlewski, M.
    Guziewicz, E.
    Szade, J.
    Wojcik-Glodowska, A.
    Wachnicki, L.
    Krajewski, T.
    Kopalko, K.
    Jakiela, R.
    Yatsunenko, S.
    Przezdziecka, E.
    Kruszewski, P.
    Huby, N.
    Tallarida, G.
    Ferrari, S.
    MICROELECTRONIC ENGINEERING, 2008, 85 (12) : 2434 - 2438
  • [45] Intrinsically Secure Non-Volatile Memory Using ReRAM Devices
    Huan, Junjun
    Olexa, Nicholas
    Hochman, Brett
    Bhunia, Swarup
    Jha, Rashmi
    Mandal, Soumyajit
    IEEE ACCESS, 2022, 10 : 104577 - 104588
  • [46] Exploring Non-Volatile Main Memory Architectures for Handheld Devices
    Ved, Sneha
    Awasthi, Manu
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 1528 - 1531
  • [47] ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging
    Joshi, Arpit
    Nagarajan, Vijay
    Viglas, Stratis
    Cintra, Marcelo
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 361 - 372
  • [48] Non-volatile main memory management methods based on a file system
    Oikawa, Shuichi
    SPRINGERPLUS, 2014, 3
  • [49] Accelerating Distributed Knowledge Graph System Based on Non-Volatile Memory
    Li, Yuhang
    Li, Weiming
    Wang, Yangyang
    Chai, Yanfeng
    Chai, Yunpeng
    WEB AND BIG DATA. APWEB-WAIM 2022 INTERNATIONAL WORKSHOPS, KGMA 2022, SEMIBDMA 2022, DEEPLUDA 2022, 2023, 1784 : 23 - 33
  • [50] An Asynchronous Tsetlin Automaton Architecture with Integrated Non-volatile Memory
    Lan, Tian
    Mao, Gang
    Xia, Fei
    Yu, Shengqi
    Shafik, Rishad
    Yakovlev, Alex
    2022 INTERNATIONAL SYMPOSIUM ON THE TSETLIN MACHINE (ISTM 2022), 2022, : 37 - 40