Effect of insulating material and structure on the reliability of silicon through hole under thermal stress

被引:0
作者
Li, Zongyang [1 ]
Yao, Quanbin [1 ]
Lin, Pengrong [1 ]
Huang, Yingzhuo [1 ]
Xie, Xiaochen [1 ]
Qu, Zhibo [1 ]
Xie, Shuang [1 ]
Meng, Jinxiao [2 ]
机构
[1] Beijing Mxtronics Corp, Package R&D Ctr, Beijing, Peoples R China
[2] Beijing Mxtronics Corp, Reliabil R&D Room, Beijing, Peoples R China
来源
2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT | 2023年
关键词
Silicon through hole; Insulation layer; Thermal stress; Finite element analysis; Failure mode;
D O I
10.1109/ICEPT59018.2023.10492383
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Through Silicon Via (TSV) technology has the advantages of reducing package size, reducing transmission delay, and reducing chip power consumption, which is the key technology for the integrated circuit industry to continue to develop into the post-Moore era. The advantages of TSV technology make it widely used in the field of high-density integrated circuit packaging. High-density integrated circuit (IC) aerospace applications face the test of extreme service environments and long-term service requirements. TSV has reliability problems under the action of temperature stress, which affects the practical application of aerospace devices. In this paper, the structural design and thermal stress simulation analysis of TSV is carried out by ANSYS finite element simulation technology, and the influence of the insulating material and structure of TSV on the reliability of TSV is studied. High-temperature storage test and temperature cycle test were carried out on the actual TSV structure. By comparing the simulation results with the reliability test results, the failure mechanism was analyzed and the failure law was obtained. The results show that the thermal expansion coefficient difference is the main reason for the failure of TSV under thermal stress. The thermal stress is concentrated at the interface with the largest difference in thermal expansion coefficients. Under the same temperature condition, the anisotropic stress of the PI insulation layer is less than that of the SiO2 insulation layer, so it has better reliability under the action of thermal stress. The failure modes of insulating layers of different materials are different. The TSV failure mode of the silica insulator is Cu expansion. The TSV failure mode of the PI insulation layer is PI bulging.
引用
收藏
页数:5
相关论文
共 12 条
[1]   The experimental analysis and the mechanical model for the debonding failure of TSV-Cu/Si interface [J].
Chen, Si ;
Wang, Zhizhe ;
En, Yunfei ;
Huang, Yun ;
Qin, Fei ;
An, Tong .
MICROELECTRONICS RELIABILITY, 2018, 91 :52-66
[2]   Fabrication and Electrical Characterization of High Aspect Ratio Through-Silicon Vias with Polyimide Liner for 3D Integration [J].
Chen, Xuyan ;
Chen, Zhiming ;
Xiao, Lei ;
Hao, Yigang ;
Wang, Han ;
Ding, Yingtao ;
Zhang, Ziyue .
MICROMACHINES, 2022, 13 (07)
[3]   Study on the relationship between Cu protrusion behavior and stresses evolution in the through-silicon via characterized by in-situ μ-Raman spectroscopy [J].
Dong, Mengya ;
Deng, Qi ;
Zhang, Yumei ;
Hang, Tao ;
Li, Ming .
MICROELECTRONICS RELIABILITY, 2020, 115
[4]   Cu Protrusion of Different through-Silicon via Shapes under Annealing Process [J].
Eslami Majd, Alireza ;
Jeong, Il Ho ;
Jung, Jae Pil ;
Ekere, Nduka Nnamdi .
JOURNAL OF MATERIALS ENGINEERING AND PERFORMANCE, 2021, 30 (06) :4712-4720
[5]   Reliability of TSV interconnects: Electromigration, thermal cycling, and impact on above metal level dielectric [J].
Frank, T. ;
Moreau, S. ;
Chappaz, C. ;
Leduc, P. ;
Arnaud, L. ;
Thuaire, A. ;
Chery, E. ;
Lorut, F. ;
Anghel, L. ;
Poupon, G. .
MICROELECTRONICS RELIABILITY, 2013, 53 (01) :17-29
[6]   Covalently formation of insulation and barrier layers in high aspect ratio TSVs [J].
Hu, Yaofang ;
Xiong, Lishuang ;
Li, Ming ;
Hang, Tao .
APPLIED SURFACE SCIENCE, 2022, 573
[7]   Formation of Polymer Insulation Layer (Liner) on Through Silicon Vias (TSV) with High Aspect Ratio over 5:1 by Direct Spin Coating [J].
Li, Liyi ;
Tuan, Chia-Chi ;
Moon, Kyoung-Sik ;
Zhang, Guoping ;
Sun, Rong .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :1713-1719
[8]   Electroless Grafting of Polymer Insulation Layers in Through-Silicon Vias [J].
Liu, Yang ;
Han, Yutong ;
Zhang, Junhong ;
He, Junpeng ;
Hang, Tao ;
Gao, Liming ;
Wu, Yunwen ;
Li, Ming .
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (10) :P591-P595
[9]   Thermal Stress Induced Delamination of Through Silicon Vias in 3-D Interconnects [J].
Lu, Kuan H. ;
Ryu, Suk-Kyu ;
Zhao, Qiu ;
Zhang, Xuefeng ;
Im, Jay ;
Huang, Rui ;
Ho, Paul S. .
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, :40-45
[10]   Characterizing Interfacial Sliding of Through-Silicon-Via by Nano-Indentation [J].
Wu, Chenglin ;
Huang, Rui ;
Liechti, Kenneth M. .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (02) :355-363