Small Feature-Size Transistors Based on Low-Dimensional Materials: From Structure Design to Nanofabrication Techniques

被引:2
作者
Fu, Xiaqing [1 ]
Liu, Zhifang [2 ]
Wang, Huaipeng [3 ]
Xie, Dan [3 ]
Sun, Yilin [2 ]
机构
[1] Shanghai Univ, Sch Microelect, Shanghai 201800, Peoples R China
[2] Beijing Inst Technol, Sch Integrated Circuits & Elect, Beijing 100081, Peoples R China
[3] Tsinghua Univ, Sch Integrated Circuits, Beijing Natl Res Ctr Informat Sci & Technol BNRis, Beijing 100084, Peoples R China
基金
中国博士后科学基金; 中国国家自然科学基金;
关键词
nanofabrication; nano-gate transistors; small feature-size transistors; vertical transistors; FIELD-EFFECT TRANSISTORS; NM CHANNEL-LENGTH; MOS2; TRANSISTORS; GRAPHENE TRANSISTORS; NEGATIVE-CAPACITANCE; SCALABLE FABRICATION; ELECTRON TRANSISTOR; MOORES LAW; GATE; BARRIER;
D O I
10.1002/advs.202400500
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
For several decades after Moore's Law is proposed, there is a continuous effort to reduce the feature-size of transistors. However, as the size of transistors continues to decrease, numerous challenges and obstacles including severe short channel effects (SCEs) are emerging. Recently, low-dimensional materials have provided new opportunities for constructing small feature-size transistors due to their superior electrical properties compared to silicon. Here, state-of-the-art low-dimensional materials-based transistors with small feature-sizes are reviewed. Different from other works that mainly focus on material characteristics of a specific device structure, the discussed topics are utilizing device structure design including vertical structure and nano-gate structure, and nanofabrication techniques to achieve small feature-sizes of transistors. A comprehensive summary of these small feature-size transistors is presented by illustrating their operation mechanism, relevant fabrication processes, and corresponding performance parameters. Besides, the role of small feature-size transistors based on low-dimensional materials in further reducing the small footprint is also clarified and their cutting-edge applications are highlighted. Finally, a comparison and analysis between state-of-art transistors is made, as well as a glimpse into the future research trajectory of low dimensional materials-based small feature-size transistors is briefly outlined.
引用
收藏
页数:28
相关论文
共 162 条
  • [51] Khan AI, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
  • [52] Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor
    Khan, Asif Islam
    Chatterjee, Korok
    Duarte, Juan Pablo
    Lu, Zhongyuan
    Sachid, Angada
    Khandelwal, Sourabh
    Ramesh, Ramamoorthy
    Hu, Chenming
    Salahuddin, Sayeef
    [J]. IEEE ELECTRON DEVICE LETTERS, 2016, 37 (01) : 111 - 114
  • [53] Khanna V. K., 2016, INTEG NANOELECTRON N
  • [54] Monolithically Integrated Enhancement-Mode and Depletion-Mode β-Ga2O3 MESFETs with Graphene-Gate Architectures and Their Logic Applications
    Kim, Janghyuk
    Kim, Jihyun
    [J]. ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (06) : 7310 - 7316
  • [55] Large-scale pattern growth of graphene films for stretchable transparent electrodes
    Kim, Keun Soo
    Zhao, Yue
    Jang, Houk
    Lee, Sang Yoon
    Kim, Jong Min
    Kim, Kwang S.
    Ahn, Jong-Hyun
    Kim, Philip
    Choi, Jae-Young
    Hong, Byung Hee
    [J]. NATURE, 2009, 457 (7230) : 706 - 710
  • [56] A Review of Vertical Organic Transistors
    Kleemann, Hans
    Krechan, Kevin
    Fischer, Axel
    Leo, Karl
    [J]. ADVANCED FUNCTIONAL MATERIALS, 2020, 30 (20)
  • [57] Hot-Electron Transistors for Terahertz Operation Based on Two-Dimensional Crystal Heterostructures
    Kong, Byoung Don
    Jin, Zhenghe
    Kim, Ki Wook
    [J]. PHYSICAL REVIEW APPLIED, 2014, 2 (05):
  • [58] Vertical-tunneling field-effect transistor based on MoTe2/MoS2 2D-2D heterojunction
    Koo, Bondae
    Shin, Gwang Hyuk
    Park, Hamin
    Kim, Hojn
    Choi, Sung-Yool
    [J]. JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2018, 51 (47)
  • [59] Scalable fabrication of a complementary logic inverter based on MoS2 fin-shaped field effect transistors
    Lan, Yann-Wen
    Chen, Po-Chun
    Lin, Yun-Yan
    Li, Ming-Yang
    Li, Lain-Jong
    Tu, Yu-Ling
    Yang, Fu-Liang
    Chen, Min-Cheng
    Li, Kai-Shin
    [J]. NANOSCALE HORIZONS, 2019, 4 (03) : 683 - 688
  • [60] Vertical nanowire array-based field effect transistors for ultimate scaling
    Larrieu, G.
    Han, X. -L.
    [J]. NANOSCALE, 2013, 5 (06) : 2437 - 2441