High-performance memristor for energy-efficient artificial optoelectronic synapse based on BiVO 4 nanosheets

被引:1
|
作者
Zhong, Yang [1 ]
Yin, Jinxiang [1 ]
Li, Mei [1 ]
He, Yanyan [1 ]
Lei, Peixian [2 ]
Zhong, Lun [1 ]
Liao, Kanghong [1 ]
Wu, Haijuan [3 ]
Wang, Zegao [3 ]
Jie, Wenjing [1 ]
机构
[1] Sichuan Normal Univ, Coll Chem & Mat Sci, Chengdu 610066, Peoples R China
[2] Univ Elect Sci & Technol China, Sch Optoelect Sci & Engn, Chengdu 610054, Peoples R China
[3] Sichuan Univ, Coll Mat Sci & Engn, Chengdu 610065, Peoples R China
基金
中国国家自然科学基金;
关键词
Memristors; m-BiVO4 2D nanosheets; Artificial synapses; Neuromorphic computing; Optoelectronic; M-BIVO4/BIOBR; MORPHOLOGIES;
D O I
10.1016/j.jallcom.2024.174533
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Artificial optoelectronic synapses have drawn extensive attention owing to their ability to combine the optical and electrical responses. Those photosensitive materials that has been reported in memristors have the potential to be adopted in such optoelectronic synapses. Herein, optoelectronic synapses can be achieved based on twoterminal memristors by using two-dimensional (2D) BiVO4 with monoclinic scheelite (m-BiVO4) structure as the memristive layer. The fabricated memristors exhibit bipolar resistive switching (RS) characteristics with stable retention and reliable endurance performance. Furthermore, both electrical and optical synaptic functions can be achieved based on the memristors, such as long-term potentiation (LTP) and depression (LTD) stimulated by the voltages pulses as well as short-term and long-term memory under the light stimulation. More importantly, owing to the LTP and LTD functions with high symmetry, linearity and good repeatability of the LTP/LTD cycles, the artificial neural network can be simulated to achieve image recognition with a high accuracy for handwritten digits. Moreover, both the electrical and optical synapses can be used to emulate the "learningforgetting" behaviors of human brain. Remarkably, the energy consumption per synaptic event in the optical and electrical modes can be calculated, indicating potential applications in energy-efficient synaptic devices. The mBiVO4 nanosheets not only demonstrate good non-volatile RS behaviors but also implement energy-efficient optoelectronic synaptic functions, providing a promising strategy for applications in future neuromorphic computing.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Hybrid Nonvolatile Disk Cache for Energy-Efficient and High-Performance Systems
    Shi, Liang
    Li, Jianhua
    Xue, Chun Jason
    Zhou, Xuehai
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)
  • [42] Ameba: A High-performance and Energy-efficient Online Video Retrieval System
    Yang, Jin
    Pang, Jianmin
    Yu, Jintao
    Cao, Wei
    2015 1ST IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM), 2015, : 200 - 203
  • [43] Nanowire FET With Corner Spacer for High-Performance, Energy-Efficient Applications
    Sachid, Angada B.
    Lin, Hsiang-Yun
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5181 - 5187
  • [44] High-Performance and Scalable Organosilicon Membranes for Energy-Efficient Alcohol Purification
    Zhu, Tengyang
    Shen, Dongchen
    Dong, Jiayu
    Liu, Huan
    Xia, Qing
    Li, Song
    Shao, Lu
    Wang, Yan
    ADVANCED FUNCTIONAL MATERIALS, 2025, 35 (07)
  • [45] TuNao: A High-Performance and Energy-Efficient Reconfigurable Accelerator for Graph Processing
    Zhou, Jinhong
    Liu, Shaoli
    Guo, Qi
    Zhou, Xuda
    Zhi, Tian
    Liu, Daofu
    Wang, Chao
    Zhou, Xuehai
    Chen, Yunji
    Chen, Tianshi
    2017 17TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2017, : 731 - 734
  • [46] High-performance energy-efficient D-flip-flop circuits
    Ko, UM
    Balsara, PT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) : 94 - 98
  • [47] High-Performance Energy-Efficient NoC Fabrics: Evolution and Future Challenges
    Anders, Mark A.
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : I - I
  • [48] Parallelization strategies for high-performance and energy-efficient epidemic spread simulations
    Cagigas-Muniz, Daniel
    Diaz-del-Rio, Fernando
    Sevillano-Ramos, Jose Luis
    Guisado-Lizar, Jose-Luis
    SIMULATION MODELLING PRACTICE AND THEORY, 2025, 140
  • [49] Thread Batching for High-performance Energy-efficient GPU Memory Design
    Li, Bing
    Mao, Mengjie
    Liu, Xiaoxiao
    Liu, Tao
    Liu, Zihao
    Wen, Wujie
    Chen, Yiran
    Li, Hai
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (04)
  • [50] HyGain: High-performance, Energy-efficient Hybrid Gain Cell-based Cache Hierarchy
    Singh, Sarabjeet
    Surana, Neelam
    Prasad, Kailash
    Jain, Pranjali
    Mekie, Joycee
    Awasthi, Manu
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2023, 20 (02)