Efficient Silicon-Controlled Rectifier Devices for Cross-Power-Domain ESD Protections

被引:3
作者
Yang, Zhaonian [1 ]
Wei, Liyao [1 ]
Long, Teng [1 ]
Fu, Dongbing [2 ]
Zhang, Yue [1 ]
Liu, Jing [1 ]
Yang, Yuan [1 ]
机构
[1] Xi An Univ Technol, Shaanxi Key Lab Complex Syst Control & Intelligent, Xian 710048, Peoples R China
[2] Chongqing GigaChip Technol Co Ltd, Chongqing 401332, Peoples R China
基金
中国国家自然科学基金;
关键词
Electrostatic discharges; Clamps; Robustness; Circuits; Cathodes; Electrostatic discharge protection; Rectifiers; Cross-power-domain; electrostatic discharge (ESD); silicon-controlled rectifier (SCR); TRIGGERED SCR DEVICE; INTERFACE CIRCUITS; DESIGN; CLAMP;
D O I
10.1109/TED.2024.3412855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrostatic discharge (ESD) protection is a challenging issue for integrated circuits (ICs) with cross-power-domains. In this article, an efficient ESD protection scheme based on silicon-controlled rectifier (SCR) for cross-power-domains is proposed and verified by silicon data. The conventional anti-parallel diodes are modified to SCR configurations to reduce the voltage across the transistors in the interface circuits under the cross-power-domain ESD events. The existing power clamp circuit facilitates SCR triggering, offering a good trigger characteristic. Measured results demonstrate that the proposed protection scheme has a high ESD robustness with an acceptable area increase and can be implemented easily.
引用
收藏
页码:5133 / 5137
页数:5
相关论文
共 25 条
[1]   Quad-SCR Device for Cross-Domain ESD Protection [J].
Altolaguirre, Federico A. ;
Ker, Ming-Dou .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (08) :3177-3184
[2]   Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process [J].
Altolaguirre, Federico Agustin ;
Ker, Ming-Dou .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (10) :3500-3507
[3]  
[Anonymous], 2017, 2017 39 ELECT OVERST
[4]   ESD Protection Design With Diode-Triggered Quad-SCR for Separated Power Domains [J].
Chen, Jie-Ting ;
Ker, Ming-Dou .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (02) :283-289
[5]   Design of Power-Rail ESD Clamp With Dynamic Timing-Voltage Detection Against False Trigger During Fast Power-ON Events [J].
Chen, Jie-Ting ;
Ker, Ming-Dou .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) :838-846
[6]   Active ESD Protection Design for Interface Circuits Between Separated Power Domains Against Cross-Power-Domain ESD Stresses [J].
Chen, Shih-Hung ;
Ker, Ming-Dou ;
Hung, Hsiang-Pin .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (03) :549-560
[7]  
Chu C., 2009, PROC 31 EOSESD S, P1
[8]  
CHU YF, 2018, IEEE INT CON MULTI
[9]   Digital Fractional-N PLLs Based on a Continuous-Time Third-Order Noise-Shaping Time-to-Digital Converter for a 240-GHz FMCW Radar System [J].
Dayanik, Mehmet Batuhan ;
Flynn, Michael P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (06) :1719-1730
[10]   Augmented DTSCR With Fast Turn-On Speed for Nanoscale ESD Protection Applications [J].
Du, Feibo ;
Song, Wenqiang ;
Hou, Fei ;
Liu, Jizhi ;
Liu, Zhiwei ;
Liou, Juin J. ;
Xiong, Xuanlin ;
Li, Qingsa ;
Liu, Yang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) :1353-1356