Monolayer HfS3: A Potential Candidate for Low-Power and High-Performance Field-Effect Transistors

被引:3
|
作者
Naseer, Ateeb [1 ]
Bhowmick, Somnath [1 ]
Agarwal, Amit [1 ]
Chauhan, Yogesh Singh [1 ]
机构
[1] Indian Inst Technol Kanpur, Kanpur 208016, India
来源
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024 | 2024年
关键词
DFT; High-Performance; Low-Power; Maximally localized Wannier functions (MLWFs); and 2-D materials;
D O I
10.1109/EDTM58488.2024.10511752
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The two-dimensional (2-D) materials hold promise for the ultra-scaled future logic devices. Major semi-conductor companies are actively dedicating substantial resources to advancing and commercializing devices based on 2-D materials. Here, a multi-scale simulation method, combining the first principle methods for electronic structure with a nanoscale device simulator, is used to investigate the performance of field-effect transistors (FETs) based on monolayer HfS3, a transition-metal trichalcogenide. The monolayer HfS3-based FETs demonstrate noteworthy ON current and subthreshold slope (SS) values while exhibiting scalability down to approximately 5 nm. These characteristics hold promise as potential candidates for future low-power (LP) and high-performance (HP) logic device applications.
引用
收藏
页码:19 / 21
页数:3
相关论文
共 50 条
  • [41] LPRAM: A novel methodology for low-power high-performance RAM design with testability
    Bhattacharjee, S
    Pradhan, DK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 637 - 651
  • [42] Low-Power and High-Performance Ternary SRAM Designs With Application to CNTFET Technology
    Srinivasu, B.
    Sridharan, K.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 562 - 566
  • [43] A high-performance, low-power Sigma triangle ADC for digital audio applications
    Hao, Luo
    Yan, Han
    Cheung, Ray C. C.
    Han Xiaoxia
    Ma Shaoyu
    Ying Peng
    Zhu Dazhong
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (05) : 0550091 - 0550097
  • [44] Omitting cache look-up for high-performance, low-power microprocessors
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 279 - 287
  • [45] Mixed Full Adder topologies for high-performance low-power arithmetic circuits
    Alioto, M.
    Di Cataldo, G.
    Palumbob, G.
    MICROELECTRONICS JOURNAL, 2007, 38 (01) : 130 - 139
  • [46] Low-power Microcontroller Units Design and Realization Using Emerging Tunneling Field Effect Transistors
    Cai H.
    Tong X.
    Yang J.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2024, 46 (05): : 2264 - 2273
  • [47] Trends and Challenges in Ensuring Security for Low-Power and High-Performance Embedded SoCs
    Rahimi, Parisa
    Singh, Amit Kumar
    Wang, Xiaohang
    Prakash, Alok
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 226 - 233
  • [48] Design of New Low-Power High-Performance Full Adder with New XOR-XNOR Circuit
    Morad, Milad Jalalian Abbas
    Talebiyan, Seyyed Reza
    Pakniyat, Ebrahim
    SECOND INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK 2015), 2015, : 153 - 158
  • [49] A Novel Fast, Low-Power and High-Performance XOR-XNOR Cell
    Valashani, Majid Amini
    Mirzakuchaki, Sattar
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 694 - 697
  • [50] High-Performance Field Effect Transistors from Solution Processed Carbon Nanotubes
    Wang, Huiliang
    Luo, Jun
    Robertson, Alex
    Ito, Yasuhiro
    Yan, Wenjing
    Lang, Volker
    Zaka, Mujtaba
    Schaffel, Franziska
    Rummeli, Mark H.
    Briggs, G. Andrew D.
    Warner, Jamie H.
    ACS NANO, 2010, 4 (11) : 6659 - 6664