Monolayer HfS3: A Potential Candidate for Low-Power and High-Performance Field-Effect Transistors

被引:3
|
作者
Naseer, Ateeb [1 ]
Bhowmick, Somnath [1 ]
Agarwal, Amit [1 ]
Chauhan, Yogesh Singh [1 ]
机构
[1] Indian Inst Technol Kanpur, Kanpur 208016, India
来源
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024 | 2024年
关键词
DFT; High-Performance; Low-Power; Maximally localized Wannier functions (MLWFs); and 2-D materials;
D O I
10.1109/EDTM58488.2024.10511752
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The two-dimensional (2-D) materials hold promise for the ultra-scaled future logic devices. Major semi-conductor companies are actively dedicating substantial resources to advancing and commercializing devices based on 2-D materials. Here, a multi-scale simulation method, combining the first principle methods for electronic structure with a nanoscale device simulator, is used to investigate the performance of field-effect transistors (FETs) based on monolayer HfS3, a transition-metal trichalcogenide. The monolayer HfS3-based FETs demonstrate noteworthy ON current and subthreshold slope (SS) values while exhibiting scalability down to approximately 5 nm. These characteristics hold promise as potential candidates for future low-power (LP) and high-performance (HP) logic device applications.
引用
收藏
页码:19 / 21
页数:3
相关论文
共 50 条
  • [31] High-performance low-power selective precharge schemes for address decoders
    Turi, Michael A.
    Delgado-Frias, Jose G.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 917 - 921
  • [32] A low-power high-performance current-mode multiport SRAM
    Khellah, MM
    Elmasry, MI
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 590 - 598
  • [33] High-performance and low-power conditional discharge flip-flop
    Zhao, PY
    Dakwish, TK
    Bayoumi, MA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 477 - 484
  • [34] Towards A Low-Power and High-Performance Device for Sleep Apnea Monitoring
    Wu, Zaoquan
    Ye, Shuming
    Chen, Hang
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION, 2015, : 2661 - 2665
  • [35] High-performance low-power smart antenna for smart world applications
    Lysko, Albert A.
    Mofolo, Mofolo
    2014 6TH INTERNATIONAL CONGRESS ON ULTRA MODERN TELECOMMUNICATIONS AND CONTROL SYSTEMS AND WORKSHOPS (ICUMT), 2014, : 480 - 484
  • [36] Design, optimization of low-power high-performance DSP building blocks
    Gemmeke, T
    Gansen, M
    Stockmans, HJ
    Noll, TG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1131 - 1139
  • [37] A low-power, high-performance, 1024-point FFT processor
    Baas, BM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 380 - 387
  • [38] Low-power high-performance double-gate fully depleted SOI circuit design
    Zhang, RT
    Roy, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 852 - 862
  • [39] Hybrid High-Performance Low-Power and Ultra-Low Energy Reliable Caches
    Maric, Bojan
    Abella, Jaume
    Cazorla, Francisco J.
    Valero, Mateo
    PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), 2011,
  • [40] SENTIOF: An FPGA Based High-Performance and Low-Power Wireless Embedded Platform
    Shahzad, Khurram
    Cheng, Peng
    Oelmann, Bengt
    2013 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2013, : 901 - 906