Monolayer HfS3: A Potential Candidate for Low-Power and High-Performance Field-Effect Transistors

被引:3
|
作者
Naseer, Ateeb [1 ]
Bhowmick, Somnath [1 ]
Agarwal, Amit [1 ]
Chauhan, Yogesh Singh [1 ]
机构
[1] Indian Inst Technol Kanpur, Kanpur 208016, India
来源
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024 | 2024年
关键词
DFT; High-Performance; Low-Power; Maximally localized Wannier functions (MLWFs); and 2-D materials;
D O I
10.1109/EDTM58488.2024.10511752
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The two-dimensional (2-D) materials hold promise for the ultra-scaled future logic devices. Major semi-conductor companies are actively dedicating substantial resources to advancing and commercializing devices based on 2-D materials. Here, a multi-scale simulation method, combining the first principle methods for electronic structure with a nanoscale device simulator, is used to investigate the performance of field-effect transistors (FETs) based on monolayer HfS3, a transition-metal trichalcogenide. The monolayer HfS3-based FETs demonstrate noteworthy ON current and subthreshold slope (SS) values while exhibiting scalability down to approximately 5 nm. These characteristics hold promise as potential candidates for future low-power (LP) and high-performance (HP) logic device applications.
引用
收藏
页码:19 / 21
页数:3
相关论文
共 50 条
  • [1] High-performance and multifunctional organic field-effect transistors
    Zhao, Yujie
    Wang, Wei
    He, Zihan
    Peng, Boyu
    Di, Chong-An
    Li, Hanying
    CHINESE CHEMICAL LETTERS, 2023, 34 (09)
  • [2] Compound Semiconductors for Low-Power p-Channel Field-Effect Transistors
    Bennett, Brian R.
    Ancona, Mario G.
    Boos, J. Brad
    MRS BULLETIN, 2009, 34 (07) : 530 - 536
  • [3] High-Performance Ballistic Quantum Transport of Sub-10 nm Monolayer GeS Field-Effect Transistors
    Ding, Yu
    Liu, Yu-Shen
    Yang, Guofeng
    Gu, Yan
    Fan, Qigao
    Lu, Naiyan
    Zhao, Huiqin
    Yu, Yingzhou
    Zhang, Xiumei
    Huo, Xinxia
    Chen, Guoqing
    ACS APPLIED ELECTRONIC MATERIALS, 2021, 3 (03) : 1151 - 1161
  • [4] Low-power-consumption organic field-effect transistors
    Duan, Yiwei
    Zhang, Bowen
    Zou, Shizan
    Fang, Chuqi
    Wang, Qijing
    Shi, Yi
    Li, Yun
    JOURNAL OF PHYSICS-MATERIALS, 2020, 3 (01):
  • [5] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [6] High-performance carbon nanotube field-effect transistors with local electrolyte gates
    Katsura, Taiji
    Yamamoto, Yasuki
    Maehashi, Kenzo
    Ohno, Yasuhide
    Matsumoto, Kazuhiko
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2060 - 2063
  • [7] High-performance low-power FFT cores
    Han, Wei
    Erdogan, Ahmet T.
    Arslan, Tughrul
    Hasan, Mohd.
    ETRI JOURNAL, 2008, 30 (03) : 451 - 460
  • [8] Trends in high-performance, low-power cache memory architectures
    Inoue, K
    Moshnyaga, VG
    Murakami, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (02): : 304 - 314
  • [9] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
  • [10] Two New Low-Power and High-Performance Full Adders
    Moaiyeri, Mohammad Hossein
    Mirzaee, Reza Faghih
    Navi, Keivan
    JOURNAL OF COMPUTERS, 2009, 4 (02) : 119 - 126