High Temperature Storage Simulation and Strain Analysis of Solder Ball in Fan-Out Wafer Level Package (FOWLP)

被引:0
|
作者
Su, Peng [1 ]
Xu, Cheng [1 ]
Su, Meiying [2 ]
Dai, Fengwei [2 ]
Sun, Peng [1 ]
Cao, Liqiang [2 ]
机构
[1] Natl Ctr Adv PACKAGING NCAP CHINA, Wuxi, Jiangsu, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, Beijing, Peoples R China
关键词
FOWLP; High temperature storage; Solder ball; Reliability simulation;
D O I
10.1109/ICEPT59018.2023.10492217
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
More and more Fan-Out Wafer Level Package (FOWLP) are introduced to the harsh work environment such as high temperature storage. The high temperature storage reliability of packages and solder balls will face more serious challenges. In this paper, the effects of storage time, Epoxy Molding Compounds (EMC) material and EMC thickness on the high temperature storage reliability of FOWLP were investigated. The Garofaro-Arrhenius model is used as the creep constitutive model. The stress and creep strain responses of solder balls during high temperature storage were simulated. The simulation results show that as the storage time increases, the creep strain increases sharply at first and then approaches an equilibrium value slowly. The creep strain of solder ball accumulates continuously. The maximum creep strain solder ball away from the center of the printed circuit board (PCB). The weak position of solder ball is located at the interface between ubm and solder ball on the die side. With the increase of EMC thickness, the creep strain of solder ball decreases gradually. Increasing the thickness of EMC and selecting high Young's modulus EMC materials can improve the reliability of FOWLP in high temperature storage.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Solder Joint Reliability Simulation of Fan-out Wafer Level Package (FOWLP) Considering Viscoelastic Material Properties
    Chen, Zhaohui
    Zhang, Xiaowu
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Lau, Boon Long
    Han, Yong
    Jong, Ming Chinq
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 573 - 579
  • [2] EFFECT OF HIGH TEMPERATURE STORAGE ON FAN-OUT WAFER LEVEL PACKAGE STRENGTH
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [3] Numerical Simulation of Solder Ball and RDL on Fan-Out Wafer Level Package under Random Vibration
    Yang, Shuai
    Xu, Cheng
    Su, Meiying
    Dai, Fengwei
    Sun, Peng
    Cao, Liqiang
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [4] Package Level Warpage Simulation of Fan-out Wafer Level Package (FOWLP) Considering Viscoelastic Material Properties
    Chen, Zhaohui
    Zhang, Xiaowu
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Lau, Boon Long
    Han, Yong
    Jong, Ming Chinq
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 836 - 842
  • [5] Comprehensive Design and Analysis of Fan-Out Wafer Level Package
    Zhang, Xiaowu
    Jong, Ming Chinq
    Bu, Lin
    Lau, Boon Long
    Boon, Simon Lim Siak
    Siang, Sharon Lim Pei
    Han, Yong
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 107 - 110
  • [6] Opportunities of Fan-out Wafer Level Packaging (FOWLP) for RF Applications
    Braun, T.
    Toepper, M.
    Becker, K. -F.
    Wilke, M.
    Huhn, M.
    Maass, U.
    Ndip, I.
    Aschenbrenner, R.
    Lang, K. -D.
    2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 35 - 37
  • [7] Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation
    deng, Shang-Shiuan
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Huang, Durn-Yuan
    Chen, Yu-Ren
    Shen, Geng-Shin
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 38 - +
  • [8] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [9] Evaluation of fan-out wafer level package strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    MICROELECTRONICS INTERNATIONAL, 2019, 36 (02) : 54 - 61
  • [10] Development of Advanced Fan-out Wafer Level Package
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasamy Yun
    Huang, Bing Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 699 - 708