The Game of Latency, Bandwidth, and Hardware Prefetching

被引：0
作者：
Panda, Biswabandan [1 ]
机构：
[1] Indian Inst Technol, Mumbai, India
来源：
COMPUTER | 2024年 / 57卷 / 06期
关键词：
Performance evaluation; Prefetching; Program processors; Bandwidth; Artificial intelligence; Multicore processing; Computer architecture; Random access memory; Microarchitecture; Low latency communication;
D O I：
10.1109/MC.2024.3384851
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A processor's cache hierarchy exploits locality in memory accesses to reduce latency but can't satisfy all memory accesses. Modern processors contain hardware prefetchers to predict data to be used in the future and bring them into a cache in a timely manner.
引用
收藏
页码：122 / 126
页数：5
相关论文
共 50 条
  • [31] Preference-Based Long-Term Prefetching Using Latency-Obsolescence Tradeoff
    Rashkovits, Rami
    2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 357 - 363
  • [32] Memory bandwidth efficient hardware architecture for AVS encoder
    Ding, Dandan
    Yao, Shuo
    Yu, Lu
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 675 - 680
  • [33] Solving Prameter Selection Problem of Helper Thread Prefetching via Realtime Hardware Performance Monitoring
    Zhang, Jianxun
    Gu, Zhimin
    Huang, Yan
    Cai, Min
    Hu, Xiaohan
    2012 13TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS, AND TECHNOLOGIES (PDCAT 2012), 2012, : 65 - 70
  • [34] Efficient Low-Latency Hardware Architecture for Module-Lattice-Based Digital Signature Standard
    Truong, Quang Dang
    Duong, Phap Ngoc
    Lee, Hanho
    IEEE ACCESS, 2024, 12 : 32395 - 32407
  • [35] Minimizing network bandwidth under latency constraints: The single node case
    Song, Jiayi
    Guerin, Roch
    Sariowan, Henry
    2021 33RD INTERNATIONAL TELETRAFFIC CONGRESS (ITC-33), 2021, : 72 - 80
  • [36] A Recursive Hypergraph Bipartitioning Framework for Reducing Bandwidth and Latency Costs Simultaneously
    Selvitopi, Oguz
    Acer, Seher
    Aykanat, Cevdet
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (02) : 345 - 358
  • [37] CLIP: Load Criticality based Data Prefetching for Bandwidth-constrained Many-core Systems
    Panda, Biswabandan
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 714 - 727
  • [38] ACCESS POINT SELECTION GAME BASED ON BANDWIDTH RESTRICTIONS
    Astaiza-Hoyos, Evelio
    Fabio Bermudez-Orozco, Hector
    Freddy Munoz-Sanabria, Luis
    REVISTA ITECKNE, 2016, 13 (01): : 74 - 82
  • [39] Reducing WWW latency and bandwidth requirements by real-time distillation
    Fox, A
    Brewer, EA
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1996, 28 (7-11): : 1445 - 1456
  • [40] Global interconnect width and spacing optimization for latency, bandwidth and power dissipation
    Li, XC
    Mao, JF
    Huang, HF
    Liu, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (10) : 2272 - 2279
12345