The Game of Latency, Bandwidth, and Hardware Prefetching

被引：0
|
作者：
Panda, Biswabandan [1 ]
机构：
[1] Indian Inst Technol, Mumbai, India
来源：
COMPUTER | 2024年 / 57卷 / 06期
关键词：
Performance evaluation; Prefetching; Program processors; Bandwidth; Artificial intelligence; Multicore processing; Computer architecture; Random access memory; Microarchitecture; Low latency communication;
D O I：
10.1109/MC.2024.3384851
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A processor's cache hierarchy exploits locality in memory accesses to reduce latency but can't satisfy all memory accesses. Modern processors contain hardware prefetchers to predict data to be used in the future and bring them into a cache in a timely manner.
引用
收藏
页码：122 / 126
页数：5
相关论文
共 50 条
  • [21] EFFECTIVE HARDWARE-BASED DATA PREFETCHING FOR HIGH-PERFORMANCE PROCESSORS
    CHEN, TF
    BAER, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (05) : 609 - 623
  • [22] Increasing hardware data prefetching performance using the second-level cache
    Drach, N
    Béchennec, JL
    Temam, O
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 48 (4-5) : 137 - 149
  • [23] Bandwidth and Latency Requirements for Smart Transmission Grid Applications
    Kansal, Prashant
    Bose, Anjan
    IEEE TRANSACTIONS ON SMART GRID, 2012, 3 (03) : 1344 - 1352
  • [24] Multimedia Quality as a Function of Bandwidth, Packet Loss, and Latency
    Cermak, Gregory W.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2005, 8 (03) : 259 - 270
  • [25] A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck
    Dasygenis, M
    Brockmeyer, E
    Durinck, B
    Catthoor, F
    Soudris, D
    Thanailakis, A
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (03) : 279 - 291
  • [26] Latency, occupancy, and bandwidth in DSM multiprocessors: A performance evaluation
    Chaudhuri, M
    Heinrich, M
    Holt, C
    Singh, JP
    Rothberg, E
    Hennessy, J
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (07) : 862 - 880
  • [27] Software Orchestrated and Hardware Accelerated Artificial Intelligence: Toward Low Latency Edge Computing
    Deng, Cailian
    Fang, Xuming
    Wang, Xianbin
    Law, Kevin
    IEEE WIRELESS COMMUNICATIONS, 2022, 29 (04) : 110 - 117
  • [28] Software prefetching for mark-sweep garbage collection: Hardware analysis and software redesign
    Cher, CY
    Hosking, AL
    Vijaykumar, TN
    ACM SIGPLAN NOTICES, 2004, 39 (11) : 199 - 210
  • [29] Optimal loop scheduling for hiding memory latency based on two-level partitioning and prefetching
    Wang, Z
    O'Neil, TW
    Sha, EHM
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2001, 49 (11) : 2853 - 2864
  • [30] Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors
    Dahlgren, F
    Stenstrom, P
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (04) : 385 - 398
12345