The Game of Latency, Bandwidth, and Hardware Prefetching

被引：0
|
作者：
Panda, Biswabandan [1 ]
机构：
[1] Indian Inst Technol, Mumbai, India
来源：
COMPUTER | 2024年 / 57卷 / 06期
关键词：
Performance evaluation; Prefetching; Program processors; Bandwidth; Artificial intelligence; Multicore processing; Computer architecture; Random access memory; Microarchitecture; Low latency communication;
D O I：
10.1109/MC.2024.3384851
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A processor's cache hierarchy exploits locality in memory accesses to reduce latency but can't satisfy all memory accesses. Modern processors contain hardware prefetchers to predict data to be used in the future and bring them into a cache in a timely manner.
引用
收藏
页码：122 / 126
页数：5
相关论文
共 50 条
  • [1] Using prefetching to improve walkthrough latency
    Hung, Shao-Shin
    Liu, Damon Shing-Min
    COMPUTER ANIMATION AND VIRTUAL WORLDS, 2006, 17 (3-4) : 469 - 478
  • [2] AN EVALUATION OF HARDWARE AND SOFTWARE DATA PREFETCHING
    BAER, JL
    CHEN, TF
    APPLICATIONS IN PARALLEL AND DISTRIBUTED COMPUTING, 1994, 44 : 257 - 266
  • [3] Designing a modern memory hierarchy with hardware prefetching
    Lin, WF
    Reinhardt, SK
    Burger, D
    IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (11) : 1202 - 1218
  • [4] Instruction Criticality Based Energy-Efficient Hardware Data Prefetching
    Kalani, Neelu Shivprakash
    Panda, Biswabandan
    IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 20 (02) : 146 - 149
  • [5] Reduction in Web Latency through Novel Prefetching Techniques
    Swamy, Veera Gangadhara T. M.
    Raju, G. T.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1946 - 1949
  • [6] CPU cache prefetching: Timing evaluation of hardware implementations
    Tse, J
    Smith, AJ
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (05) : 509 - 526
  • [7] An intelligent cache system with hardware prefetching for high performance
    Lee, JH
    Jeong, SW
    Kim, SD
    Weems, CC
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (05) : 607 - 616
  • [8] Hardware and software cache prefetching techniques for MPEG benchmarks
    Zucker, DF
    Lee, RB
    Flynn, MJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2000, 10 (05) : 782 - 796
  • [9] On the Treeness of Internet Latency and Bandwidth
    Ramasubramanian, Venugopalan
    Malkhi, Dahlia
    Kuhn, Fabian
    Balakrishnan, Mahesh
    Gupta, Archit
    Akella, Aditya
    SIGMETRICS/PERFORMANCE'09, PROCEEDINGS OF THE 2009 JOINT INTERNATIONAL CONFERENCE ON MEASUREMENT AND MODELING OF COMPUTER SYSTEMS, 2009, 37 (01): : 61 - 72
  • [10] SEQUENTIAL HARDWARE PREFETCHING IN SHARED-MEMORY MULTIPROCESSORS
    DAHLGREN, F
    DUBOIS, M
    STENSTROM, P
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (07) : 733 - 746
12345