An Efficient Flash Translation Layer for Large Block NAND Flash Devices

被引:3
|
作者
Chung, Tae-Sun [1 ]
Park, Dong-Joo [2 ]
Kim, Jongik [3 ]
机构
[1] Ajou Univ, Coll Informat Technol, Suwon 443749, South Korea
[2] Soongsil Univ, Sch Comp Sci & Engn, Seoul 156743, South Korea
[3] Chonbuk Natl Univ, Div Comp Sci & Engn, Jeonju 570752, South Korea
关键词
Flash memory; operating system; embedded system; file system; flash translation layer;
D O I
10.1142/S0218126615501388
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, flash memory is widely used as a non-volatile storage for embedded applications such as smart phones, MP3 players, digital cameras and so on. The software layer called flash translation layer (FTL) becomes more important since it is a key factor in the overall flash memory system performance. Many researchers have proposed FTL algorithms for small block flash memory in which the size of a physical page of flash memory is equivalent to the size of a data sector of the file system. However, major flash vendors have now produced large block flash memory in which the size of a physical page is larger than the file system's data sector size. Since large block flash memory has new features, designing FTL algorithms specialized to large block flash memory is a challenging issue. In this paper, we provide an efficient FTL named LSTAFF* for large block flash memory. LSTAFF* is designed to achieve better performance by using characteristics of large block flash memory and to provide safety by abiding by restrictions of large block flash memory. Experimental results show that LSTAFF* outperforms existing algorithms on a large block flash memory.
引用
收藏
页数:22
相关论文
共 50 条
  • [31] HFTL: Hybrid Flash Translation Layer based on Hot Data Identification for Flash Memory
    Lee, Hyun-Seob
    Yun, Hyun-Sik
    Lee, Dong-Ho
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 55 (04) : 2005 - 2011
  • [32] An Efficient Fault Detection Algorithm for NAND Flash Memory
    Kuo, Tei-Wei
    Huang, Po -Chun
    Chang, Yuan-Hao
    Ko, Chia-Ling
    Hsueh, Chih-Wen
    APPLIED COMPUTING REVIEW, 2011, 11 (02): : 8 - 16
  • [33] Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory
    Gudeta, Yared Hailu
    Kwon, Se Jin
    Cho, Eun-Sun
    Chung, Tae-Sun
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2012, 16 (04) : 241 - 264
  • [34] Probability-based static wear-leveling algorithm for block and hybrid-mapping NAND flash memory
    Yared Hailu Gudeta
    Se Jin Kwon
    Eun-Sun Cho
    Tae-Sun Chung
    Design Automation for Embedded Systems, 2012, 16 : 241 - 264
  • [35] Evaluation of garbage collection techniques on flash translation layer
    Kim, Jae Geuk
    Choi, Min
    Maeng, Seung Ryoul
    PROCEEDINGS OF THE SECOND IASTED INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE, 2006, : 1 - +
  • [36] FTL2 : A Hybrid Flash Translation Layer with Logging for Write Reduction in Flash Memory
    Wang, Tianzheng
    Liu, Duo
    Wang, Yi
    Shao, Zili
    ACM SIGPLAN NOTICES, 2013, 48 (05) : 91 - 100
  • [37] CFTL - Flash Translation Layer for Column Oriented Databases
    Kwiatkowski, Krzysztof
    Macyna, Wojciech
    INTELLIGENT INFORMATION AND DATABASE SYSTEMS (ACIIDS 2013), PT I,, 2013, 7802 : 146 - 155
  • [38] The operating principle and application of NAND flash
    Li, Ting-Jun
    Song, Li-Hong
    Zhou, Xin-Li
    Qiu, Li-Bo
    Huang, Qi-Lai
    WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING, VOL 1 AND 2, 2006, : 1155 - +
  • [39] Flash Watermark: An Anticounterfeiting Technique for NAND Flash Memories
    Sakib, Sadman
    Milenkovic, Aleksandar
    Ray, Biswajit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4172 - 4177
  • [40] Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory
    Liao, Xue-liang
    Hu, Shi-min
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (04) : 1765 - 1773