Innovative techniques for achieving flat response in a dual-resonance ultra-wideband low-noise amplifier

被引:1
作者
Reddy, T. Snehitha [1 ]
Nath, Vijay [1 ]
机构
[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Jharkhand, India
关键词
common source; common gate; S-; parameters; linearity; radio frequency; wide band low noise amplifier (WB-LNA); CONVEYOR TRANSIMPEDANCE AMPLIFIER; CMOS LNA; DISTRIBUTED-AMPLIFIER; GAIN; CASCODE; DESIGN;
D O I
10.1088/1402-4896/ad56dc
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
This paper introduces a two-stage ultra-wideband low-noise amplifier (UWB-LNA) intended to be used in wireless communication systems. The architecture uses a novel double-resonance load network in the first stage and resistive shunt feedback in the second stage to achieve wide bandwidth with a flat response. A common gate stage at the input port seeks to present a high-impedance load to the single resonant network, while concurrently shunt negative feedback, source degeneration, and cascoded feedback schemes are used to improve performance. In this respect, the cascoded feedback provides flat gain across a wide bandwidth, while the source degeneration helps in impedance matching. Post-layout foot-print for the UWB-LNA designed and simulated using Cadence Virtuoso 180nm technology is 0.532 mm(2) with an operating frequency 3.1-10.6 GHz incorporated. Operating on a 1.8 V supply voltage, it consumes 6 mW of power. The amplifier achieves a maximum gain of 18.75 dB, maintaining a flat low noise figure of 3.15 dB across frequencies ranging from 3.1 to 10.6 GHz. Stability analysis using the Roulettes test confirms the reliability of the proposed LNA, with K-f > 1 and Delta < 1.
引用
收藏
页数:13
相关论文
共 29 条
[1]   A Comparison of Off-Chip Differential and LC Input Matching Baluns in a Wideband and Low-Power RF-to-BB Current-Reuse Receiver Front-End [J].
Abbasi, Arash ;
Nabki, Frederic .
ELECTRONICS, 2022, 11 (21)
[2]   Design of high gain high output matched narrow band LNA using induced degeneration topology for receiver applications [J].
Agarwal, Nitin ;
Gupta, Manish ;
Kumar, Manish .
TELECOMMUNICATION SYSTEMS, 2022, 79 (04) :583-599
[3]   Design of a 2-12-GHz Bidirectional Distributed Amplifier in a 0.18-mu m CMOS Technology [J].
Alizadeh, Amirreza ;
Meghdadi, Masoud ;
Yaghoobi, Majid ;
Medi, Ali .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2019, 67 (02) :754-764
[4]   Vector Loop Transfer Functions and Noise Bandwidths [J].
Bhattacharyya, Susmita .
NAVIGATION-JOURNAL OF THE INSTITUTE OF NAVIGATION, 2018, 65 (01) :55-72
[5]   Wide-band CMOS low-noise amplifier exploiting thermal noise canceling [J].
Bruccoleri, F ;
Klumperink, EAM ;
Nauta, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (02) :275-282
[6]   3-9-GHz CMOS LNA Using Body Floating and Self-Bias Technique for Sub-6-GHz 5G Communications [J].
Chang, Jin-Fa ;
Lin, Yo-Sheng .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2021, 31 (06) :608-611
[7]   A 9.8-30.1 GHz CMOS low-noise amplifier with a 3.2-dB noise figure using inductor- and transformer-based gm-boosting techniques [J].
Chen, Hongchen ;
Zhu, Haoshen ;
Wu, Liang ;
Che, Wenquan ;
Xue, Quan .
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (04) :586-598
[8]   High gain 0.18 μm-GaAs MMIC cascode-distributed low-noise amplifier for UWB application [J].
El Bakkali, Moustapha ;
Touhami, Naima Amar ;
Elhamadi, Taj-eddin ;
Elftouh, Hanae ;
Lamsalli, Mohammed .
MICROELECTRONICS JOURNAL, 2021, 108
[9]   High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology [J].
Garcia-Montesdeoca, Jose C. ;
Montiel-Nelson, Juan A. ;
Sosa, Javier .
SENSORS, 2022, 22 (16)
[10]   Novel Ku/K-Band low-power LNAs with simultaneous input impedance and noise matching [J].
Hazeri, Ali Reza .
WIRELESS NETWORKS, 2023, 29 (06) :2733-2746