An Efficient Hardware Volume Renderer for Convolutional Neural Radiance Fields

被引:1
|
作者
Wang, Xuexin [1 ]
He, Yunxiang [1 ]
Zhang, Xiangyu [1 ]
Zhou, Pingqiang [1 ]
Lou, Xin [1 ,2 ]
机构
[1] ShanghaiTech Univ, Sch Informat Sci & Technol, Shanghai, Peoples R China
[2] Minist Educ, Key Lab Intelligent Percept & Human Machine Colla, Shanghai, Peoples R China
关键词
Neural radiance fields (NeRF); convolutional volume rendering; gated convolution;
D O I
10.1109/ISCAS58744.2024.10558395
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Neural Radiance Fields (NeRF) has attracted growing attention in the fields of 3D reconstruction and rendering. However, straightforward NeRF algorithms encounter challenges in accurately capturing complex surface details with rich high-frequency information. A recent development known as Convolutional Neural Radiance Field (ConvNeRF) has demonstrated state-of-the-art results for these tasks. But it comes with substantial irregular computational requirements, particularly in the convolutional volume rendering phase. In this paper, we introduce a hardware accelerator designed to enhance the efficiency of convolutional volume rendering in ConvNeRF. Our approach includes the creation of specialized computation modules and corresponding on-chip memory system optimized for seamless support of gated convolutions and skip connections in ConvNeRF. To validate our design, we implement it in VerilogHDL and build a prototype using Field Programmable Gate Array (FPGA). We also map our design to 40nm CMOS technology. The evaluation results underscore the superiority of our accelerator in terms of energy efficiency when compared to an implementation on an NVIDIA 2080Ti GPU, offering approximately 84.6x more frames per watt.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Convolutional Neural Opacity Radiance Fields
    Luo, Haimin
    Chen, Anpei
    Zhang, Qixuan
    Pang, Bai
    Wu, Minye
    Xu, Lan
    Yu, Jingyi
    2021 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL PHOTOGRAPHY (ICCP), 2021,
  • [2] EfficientNeRF - Efficient Neural Radiance Fields
    Hu, Tao
    Liu, Shu
    Chen, Yilun
    Shen, Tiancheng
    Jia, Jiaya
    2022 IEEE/CVF CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR), 2022, : 12892 - 12901
  • [3] Single-stage convolutional neural radiance fields
    Lee, Yoonjae
    Yoon, Gang-Joon
    Song, Jinjoo
    Yoon, Sang Min
    PATTERN ANALYSIS AND APPLICATIONS, 2025, 28 (02)
  • [4] Efficient Hardware Acceleration of Convolutional Neural Networks
    Kala, S.
    Jose, Babita R.
    Mathew, Jimson
    Nalesh, S.
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 191 - 192
  • [5] A Survey on Efficient Convolutional Neural Networks and Hardware Acceleration
    Ghimire, Deepak
    Kil, Dayoung
    Kim, Seong-heum
    ELECTRONICS, 2022, 11 (06)
  • [6] Snowflake: An Efficient Hardware Accelerator for Convolutional Neural Networks
    Gokhale, Vinayak
    Zaidy, Aliasger
    Chang, Andre Xian Ming
    Culurciello, Eugenio
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2082 - 2085
  • [7] An Efficient Reconfigurable Hardware Accelerator for Convolutional Neural Networks
    Ansari, Anaam
    Gunnam, Kiran
    Ogunfunmi, Tokunbo
    2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 1337 - 1341
  • [8] Efficient Reconfigurable Hardware Core for Convolutional Neural Networks
    Wang, Haonan
    Lin, Jun
    Xie, Yi
    Yuan, Bo
    Wang, Zhongfeng
    2018 CONFERENCE RECORD OF 52ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2018, : 777 - 781
  • [9] Efficient Hardware Architectures for Deep Convolutional Neural Network
    Wang, Jichen
    Lin, Jun
    Wang, Zhongfeng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1941 - 1953
  • [10] Data and Hardware Efficient Design for Convolutional Neural Network
    Lin, Yue-Jin
    Chang, Tian Sheuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (05) : 1642 - 1651