共 50 条
- [1] Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks 2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 764 - 775
- [2] BIT-LEVEL SYNCHRONIZATION IN MICROPROCESSOR NETWORKS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1981, 128 (03): : 103 - 106
- [3] Approach to Improve the Performance Using Bit-level Sparsity in Neural Networks PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1516 - 1521
- [4] Exploiting neural networks bit-level redundancy to mitigate the impact of faults at inference JOURNAL OF SUPERCOMPUTING, 2025, 81 (01):
- [6] Accelerating Fully Homomorphic Encryption by Bridging Modular and Bit-Level Arithmetic 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
- [7] Bit-Level Taint Analysis 2014 14TH IEEE INTERNATIONAL WORKING CONFERENCE ON SOURCE CODE ANALYSIS AND MANIPULATION (SCAM 2014), 2014, : 255 - 264
- [8] Bit-level Locking for Concurrency Control 2009 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2009, : 168 - 173
- [10] A MODULO BIT-LEVEL SYSTOLIC COMPILER 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 457 - 460