Security Implications of Approximation: A Study of Trojan Attacks on Approximate Adders and Multipliers

被引:0
作者
Mishra, Vishesh [1 ]
Mittal, Sparsh [1 ]
Mishra, Nirbhay [2 ]
Singhal, Rekha [3 ]
机构
[1] IIT Kanpur, Kanpur, Uttar Pradesh, India
[2] Chandigarh Univ, Chandigarh, India
[3] TCS Res, Chennai, Tamil Nadu, India
来源
PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024 | 2024年
关键词
Approximate Computing; Hardware Security; Approximate Adders/ Multipliers; Hardware Trojans; ERROR-TOLERANT ADDER;
D O I
10.1109/VLSID60093.2024.00091
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing offers significant gains in efficiency at the cost of minor errors. In this paper, we show that since approximate computing legitimizes controlled imprecision, this very relaxation can be exploited by an adversary to insert Trojans into approximate circuits. Since the minor errors introduced by the Trojan may be indistinguishable from those introduced by approximate computing, these Trojans can easily evade detection, yet they can severely degrade the end application's "quality of result" (QoR). By contrast, the conventional exact computing paradigm does not tolerate errors; hence, any inserted Trojan can be easily detected. Thus, we show that approximate circuits are more vulnerable to attacks, and this may nullify their efficiency advantages. We demonstrate our ideas through the two most foundational circuits, approximate adders and multipliers. We categorize the existing approximate adders and multipliers into broad families from the perspective of Trojan insertion strategies that an adversary might employ. We present a generalized framework to identify the suitable hardware Trojan insertion and masking sites within each family of approximate adders and multipliers. We also discuss the implications of these threats for a real-life application. Our work strongly emphasizes the need for better security measures and provides insights that will guide the development of robust digital systems capable of balancing the intricacies of approximation and security.
引用
收藏
页码:511 / 516
页数:6
相关论文
共 14 条
  • [11] Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy
    Sakthivel, R.
    Kittur, Harish M.
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (08) : 2625 - 2641
  • [12] EFCSA: An Efficient Carry Speculative Approximate Adder with Rectification
    Singh, Saurabh
    Mishra, Vishesh
    Satapathy, Sagar
    Pandey, Divy
    Goswami, Kaustav
    Banerjee, Dip Sankar
    Jajodia, Babita
    [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 266 - 272
  • [13] TOSAM: An Energy-Efficient Truncation- and Rounding-Based Scalable Approximate Multiplier
    Vahdat, Shaghayegh
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (05) : 1161 - 1173
  • [14] Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing
    Zhu, Ning
    Goh, Wang Ling
    Zhang, Weija
    Yeo, Kiat Seng
    Kong, Zhi Hui
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1225 - 1229