Security Implications of Approximation: A Study of Trojan Attacks on Approximate Adders and Multipliers

被引:0
作者
Mishra, Vishesh [1 ]
Mittal, Sparsh [1 ]
Mishra, Nirbhay [2 ]
Singhal, Rekha [3 ]
机构
[1] IIT Kanpur, Kanpur, Uttar Pradesh, India
[2] Chandigarh Univ, Chandigarh, India
[3] TCS Res, Chennai, Tamil Nadu, India
来源
PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024 | 2024年
关键词
Approximate Computing; Hardware Security; Approximate Adders/ Multipliers; Hardware Trojans; ERROR-TOLERANT ADDER;
D O I
10.1109/VLSID60093.2024.00091
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing offers significant gains in efficiency at the cost of minor errors. In this paper, we show that since approximate computing legitimizes controlled imprecision, this very relaxation can be exploited by an adversary to insert Trojans into approximate circuits. Since the minor errors introduced by the Trojan may be indistinguishable from those introduced by approximate computing, these Trojans can easily evade detection, yet they can severely degrade the end application's "quality of result" (QoR). By contrast, the conventional exact computing paradigm does not tolerate errors; hence, any inserted Trojan can be easily detected. Thus, we show that approximate circuits are more vulnerable to attacks, and this may nullify their efficiency advantages. We demonstrate our ideas through the two most foundational circuits, approximate adders and multipliers. We categorize the existing approximate adders and multipliers into broad families from the perspective of Trojan insertion strategies that an adversary might employ. We present a generalized framework to identify the suitable hardware Trojan insertion and masking sites within each family of approximate adders and multipliers. We also discuss the implications of these threats for a real-life application. Our work strongly emphasizes the need for better security measures and provides insights that will guide the development of robust digital systems capable of balancing the intricacies of approximation and security.
引用
收藏
页码:511 / 516
页数:6
相关论文
共 14 条
  • [1] Bhattacharjya Rajat, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P139, DOI 10.1145/3386263.3406928
  • [2] Fishburn J. P., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P361, DOI 10.1109/DAC.1990.114883
  • [3] Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
  • [4] DARK-Adders: Digital Hardware Trojan Attack on Block-based Approximate Adders
    Mishra, Vishesh
    Hassan, Neelofar
    Mehta, Akshay
    Chatterjee, Urbi
    [J]. 2023 36TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2023 22ND INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, VLSID, 2023, : 371 - 376
  • [5] A survey on modeling and improving reliability of DNN algorithms and accelerators
    Mittal, Sparsh
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 104
  • [6] A Survey of Techniques for Approximate Computing
    Mittal, Sparsh
    [J]. ACM COMPUTING SURVEYS, 2016, 48 (04)
  • [7] Mukhopadhyay D, 2015, HARDWARE SECURITY: DESIGN, THREATS, AND SAFEGUARDS, P1
  • [8] Nahir A, 2010, DES AUT CON, P94
  • [9] HPAM: An 8-bit High-Performance Approximate Multiplier Design for Error Resilient Applications
    Pandey, Divy
    Mishra, Vishesh
    Singh, Saurabh
    Satapathy, Sagar
    Jajodia, Babita
    Banerjee, Dip Sankar
    [J]. PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 242 - 246
  • [10] SAM: A Segmentation based Approximate Multiplier for Error Tolerant Applications
    Pandey, Divy
    Singh, Saurabh
    Mishra, Vishesh
    Satapathy, Sagar
    Banerjee, Dip Sankar
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,