TF-Timer: Mitigating Cache Side-Channel Attacks in Cloud through a Targeted Fuzzy Timer

被引:0
作者
Wang, Mingyu [1 ,2 ]
Jia, Shijie [1 ]
Zheng, Fangyu [3 ]
Ma, Yuan [1 ]
Lin, Jingqiang [4 ]
Meng, Lingjia [1 ,2 ]
Ma, Ziqiang [5 ]
机构
[1] Chinese Acad Sci, Inst Informat Engn, Key Lab Cyberspace Secur Def, Beijing, Peoples R China
[2] Univ Chinese Acad Sci, Sch Cyber Secur, Beijing, Peoples R China
[3] Univ Chinese Acad Sci, Sch Cryptol, Beijing, Peoples R China
[4] Univ Sci & Technol China, Sch Cyber Secur, Hefei, Peoples R China
[5] Ningxia Univ, Sch Informat Engn, Yinchuan, Ningxia, Peoples R China
来源
2024 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE, WCNC 2024 | 2024年
基金
中国国家自然科学基金;
关键词
Cache side-channel attacks; Intel VT; Fuzzy timer;
D O I
10.1109/WCNC57260.2024.10571330
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Cache side-channel attacks pose a significant threat to the data security of multi-tenant public clouds. However, currently proposed defenses either lack transparency (requiring user involvement) or incur a significant performance penalty. This paper is motivated by our insightful observation for the behavior of cache side-channel attackers who employ rdtsc/rdtscp instructions for timing purposes. We have discerned a behavior pattern that enables comprehensive identification of potential attackers. Building upon this observation, we introduce TF-timer, which operates on the core principle of inspecting cache side-channel attacks using the pre-identified behavior pattern while obscuring the return values of rdtsc/rdtscp instructions. Our proposed technique preserves the properties of rdtsc/rdtscp, only blurring the attacker's timing to minimize the impact on other applications. We have implemented the prototype of TF-timer at the hypervisor layer. It is completely transparent to users and requires no hardware modifications. Our evaluation results demonstrate that TF-timer efficiently and precisely mitigates cache side-channel attacks that exploit rdtsc/rdtscp for timing, with performance penalties within 1%.
引用
收藏
页数:6
相关论文
共 21 条
  • [1] Apecechea G., 2015, ASIACCS 15 10 ACM S, P85, DOI [10.1145/2714576.2714625, DOI 10.1145/2714576.2714625]
  • [2] The PARSEC Benchmark Suite: Characterization and Architectural Implications
    Bienia, Christian
    Kumar, Sanjeev
    Singh, Jaswinder Pal
    Li, Kai
    [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 72 - 81
  • [3] Briongos S, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P1967
  • [4] Disselkoen C, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P51
  • [5] Constant-Time Loading: Modifying CPU Pipeline to Defeat Cache Side-Channel Attacks
    Feng, Yusi
    Zhu, Ziyuan
    Li, Shuan
    Liu, Ben
    Wang, Huozhu
    Meng, Dan
    [J]. 2021 IEEE 20TH INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS (TRUSTCOM 2021), 2021, : 1132 - 1140
  • [6] Gruss Daniel, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P279, DOI 10.1007/978-3-319-40667-1_14
  • [7] Guo YA, 2022, P IEEE S SECUR PRIV, P1458, DOI [10.1109/SP46214.2022.9833692, 10.1109/SP46214.2022.00121]
  • [8] S$A: A Shared Cache Attack that Works Across Cores and Defies VM Sandboxing-and its Application to AES
    Irazoqui, Gorka
    Eisenbarth, Thomas
    Sunar, Berk
    [J]. 2015 IEEE SYMPOSIUM ON SECURITY AND PRIVACY SP 2015, 2015, : 591 - 604
  • [9] Kayaalp M, 2017, DES AUT CON, DOI 10.475/123_4
  • [10] Last-Level Cache Side-Channel Attacks are Practical
    Liu, Fangfei
    Yarom, Yuval
    Ge, Qian
    Heiser, Gernot
    Lee, Ruby B.
    [J]. 2015 IEEE SYMPOSIUM ON SECURITY AND PRIVACY SP 2015, 2015, : 605 - 622