Sparse Polynomial Multiplication-based High-Performance Hardware Implementation for CRYSTALS-Dilithium

被引:0
|
作者
Zhao, Hang [1 ]
Zhao, Cankun [1 ]
Zhu, Wenping [1 ]
Yang, Bohan [1 ]
Wei, Shaojun [1 ]
Liu, Leibo [1 ]
机构
[1] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Sch Integrated Circuits, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
CRYSTALS-Dilithium; Post-Quantum Cryptography; Digital Signature; High-Speed; Sparse Polynomial Multiplication; FPGA; SIGNATURES; LATTICE;
D O I
10.1109/HOST55342.2024.10545379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CRYSTALS-Dilithium has been declared as the first recommended digital signature algorithm in NIST Post-Quantum Cryptography Standardization. The advancement of high-speed hardware research for Dilithium is propelled by the need for real-time processing of extensive data in numerous digital signature applications. To address the slow signature generation speed issue, a two-stage pipeline structure was developed to accelerate the underlying rejection loop, at a cost of substantial resource consumption. In this paper, we present the first analysis on the possibility of leveraging sparse multiplication in the second stage, which can reduce the bit complexity of corresponding multiplications by over 85% and lower the storage requirements for the secret key by over 68%. Building on this, we propose a sparse computing core and a high-speed hybrid architecture for Dilithium, with an efficient scheduling mechanism and optimized modules. Compared to state-of-the-art high-speed implementations on similar platforms, the signature generation speed is at least 2x faster. Meanwhile, the area-time-products of signature generation achieve 3.6x/4.3x/2.0x/2.1x improvement in terms of LUT/FF/DSP/BRAM, respectively.
引用
收藏
页码:150 / 159
页数:10
相关论文
共 50 条
  • [41] High-performance hardware implementation of the 3GPP algorithm KASUMI
    Zhao, Xue
    Guo, Shu-Xu
    Journal of China Universities of Posts and Telecommunications, 2006, 13 (01): : 60 - 62
  • [42] High-performance FIR filter design based on sharing multiplication
    Park, J
    Muhammad, K
    Roy, K
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (02) : 244 - 253
  • [43] High-Performance Hardware Structure of ChaCha20 Stream Cipher Based on Sparse Parallel Prefix Adder
    Rashidi, Bahram
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,
  • [44] A High-Performance, Conflict-Free Memory-Access Architecture for Modular Polynomial Multiplication
    Cheng, Zeming
    Zhang, Bo
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (02) : 492 - 505
  • [45] COPMA: Compact and Optimized Polynomial Multiplier Accelerator for High-Performance Implementation of LWR-Based PQC
    He, Pengzhou
    Tu, Yazheng
    Bao, Tianyou
    Sousa, Leonel
    Xie, Jiafeng
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (04) : 596 - 600
  • [46] SpWMM: A High-Performance Sparse-Winograd Matrix-Matrix Multiplication Accelerator for CNNs
    Wu, Di
    Cao, Wei
    Wang, Lingli
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 255 - 258
  • [47] High-Performance Local Dimming Algorithm and Its Hardware Implementation for LCD Backlight
    Hsia, Shih-Chang
    Sheu, Ming-Hwa
    Chien, Jia-Ren Chang
    Wang, Shag-Kai
    JOURNAL OF DISPLAY TECHNOLOGY, 2013, 9 (07): : 527 - 535
  • [48] Implementation of a high-performance hardware architecture for binary morphological image processing operations
    Velten, K
    Kummert, A
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 241 - 244
  • [49] High-performance Hardware Architecture Design and Implementation of Ed25519 Algorithm
    Yu Bin
    Huang Hai
    Liu Zhiwei
    Zhao Shilei
    Na Ning
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (07) : 1821 - 1827
  • [50] Exploiting high-performance DSP hardware for real-time CELP implementation
    Teo, TT
    Tan, EC
    Premkumar, AB
    IEEE TENCON'97 - IEEE REGIONAL 10 ANNUAL CONFERENCE, PROCEEDINGS, VOLS 1 AND 2: SPEECH AND IMAGE TECHNOLOGIES FOR COMPUTING AND TELECOMMUNICATIONS, 1997, : 421 - 424