Sparse Polynomial Multiplication-based High-Performance Hardware Implementation for CRYSTALS-Dilithium

被引:0
|
作者
Zhao, Hang [1 ]
Zhao, Cankun [1 ]
Zhu, Wenping [1 ]
Yang, Bohan [1 ]
Wei, Shaojun [1 ]
Liu, Leibo [1 ]
机构
[1] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Sch Integrated Circuits, Beijing, Peoples R China
基金
国家重点研发计划; 中国国家自然科学基金;
关键词
CRYSTALS-Dilithium; Post-Quantum Cryptography; Digital Signature; High-Speed; Sparse Polynomial Multiplication; FPGA; SIGNATURES; LATTICE;
D O I
10.1109/HOST55342.2024.10545379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CRYSTALS-Dilithium has been declared as the first recommended digital signature algorithm in NIST Post-Quantum Cryptography Standardization. The advancement of high-speed hardware research for Dilithium is propelled by the need for real-time processing of extensive data in numerous digital signature applications. To address the slow signature generation speed issue, a two-stage pipeline structure was developed to accelerate the underlying rejection loop, at a cost of substantial resource consumption. In this paper, we present the first analysis on the possibility of leveraging sparse multiplication in the second stage, which can reduce the bit complexity of corresponding multiplications by over 85% and lower the storage requirements for the secret key by over 68%. Building on this, we propose a sparse computing core and a high-speed hybrid architecture for Dilithium, with an efficient scheduling mechanism and optimized modules. Compared to state-of-the-art high-speed implementations on similar platforms, the signature generation speed is at least 2x faster. Meanwhile, the area-time-products of signature generation achieve 3.6x/4.3x/2.0x/2.1x improvement in terms of LUT/FF/DSP/BRAM, respectively.
引用
收藏
页码:150 / 159
页数:10
相关论文
共 50 条
  • [21] FPGA implementation of a run-time configurable NTT-based polynomial multiplication hardware
    Mert, Ahmet Can
    Ozturk, Erdinc
    Savas, Erkay
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 78
  • [22] HPMA-Saber: High-Performance Polynomial Multiplication Accelerator for KEM Saber
    He, Pengzhou
    Bao, Tianyou
    Tu, Yazheng
    Xie, Jiafeng
    2022 IEEE 40TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2022), 2022, : 525 - 528
  • [23] High-Performance Hardware Implementation of MPCitH and Picnic3
    Liu G.
    Jia K.
    Wei P.
    Ju L.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (02): : 190 - 214
  • [24] A High-Performance Hardware Implementation of the LESS Digital Signature Scheme
    Beckwith, Luke
    Wallace, Robert
    Mohajerani, Kamyar
    Gaj, Kris
    POST-QUANTUM CRYPTOGRAPHY, PQCRYPTO 2023, 2023, 14154 : 57 - 90
  • [25] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [26] High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher
    Al-Moselly, Muntaser
    Al-Haj, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (01)
  • [27] High-Performance Hardware Implementation of the Saber Key Encapsulation Protocol
    Li, Dejian
    Zhong, Junjie
    Cheng, Song
    Zhang, Yuantuo
    Gao, Shunxian
    Cui, Yijun
    ELECTRONICS, 2024, 13 (04)
  • [28] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, Jinjung
    Choi, Yunho
    Lee, Chongho
    Chung, Duckjin
    IEICE Transactions on Electronics, 2002, E85-C (1 SPEC.) : 195 - 203
  • [29] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, J
    Choi, Y
    Lee, C
    Chung, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
  • [30] SWM: A High-Performance Sparse-Winograd Matrix Multiplication CNN Accelerator
    Wu, Di
    Fan, Xitian
    Cao, Wei
    Wang, Lingli
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) : 936 - 949