AI hardware oriented neural network physical unclonable function and its evaluation

被引：0
|
作者：
Nozaki Y. [1 ]
Shibagaki K. [2 ]
Takemoto S. [2 ]
Yoshikawa M. [1 ]
机构：
[1] Faculty of Science and Technology, Meijo University, 1-501, Shiogamaguchi, Tenpaku-ku, Nagoya, Aichi
[2] Graduate School of Science and Technology, Meijo University, 1-501, Shiogamaguchi, Tenpaku-ku, Nagoya, Aichi
来源：
Nozaki, Yusuke (143430019@ccalumni.meijo-u.ac.jp) | 1600年 / Institute of Electrical Engineers of Japan卷 / 140期
关键词：
AI hardware; Authentication; Hardware security; Neural network; Physical unclonable function;
D O I：
10.1541/ieejeiss.140.689
中图分类号：
学科分类号：
摘要：
AI techniques are required for realizing society 5.0. For the issues of societal implementation for AI, an AI hardware, which is enhanced security performances including authentication, and so on, is needed in order to reduce security risks. This study proposes a new physical unclonable function (PUF) based on neural network (NN) called NN PUF. The proposed NN PUF uses a difference of calculation time in NN due to production variations of semiconductor. Evaluation experiments using a field programmable gate array (FPGA) prove the effectiveness of the proposed NN PUF. © 2020 The Institute of Electrical Engineers of Japan.
引用
收藏
页码：689 / 696
页数：7
相关论文
共 50 条
  • [1] AI hardware oriented neural network physical unclonable function and its evaluation
    Nozaki, Yusuke
    Shibagaki, Kazuya
    Takemoto, Shu
    Yoshikawa, Masaya
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2020, 103 (11-12) : 54 - 62
  • [2] Small scale and low latency oriented neural network physical unclonable function and its evaluation
    Takemoto S.
    Shibagaki K.
    Nozaki Y.
    Yoshikawa M.
    IEEJ Transactions on Electronics, Information and Systems, 2020, 140 (12) : 1297 - 1306
  • [3] Feasibility Evaluation of Neural Network Physical Unclonable Function
    Shibagaki, Kazuya
    Umeda, Taichi
    Nozaki, Yusuke
    Yoshikawa, Masaya
    2018 IEEE 7TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE 2018), 2018, : 712 - 713
  • [4] Physical unclonable function with multiplexing units and its evaluation
    Meijo University, 1-501 Siogamaguchi, Tenpaku-ku, Nagoya 468-8502, Japan
    不详
    不详
    Yoshikawa, M., 2012, Institute of Electrical Engineers of Japan (132)
  • [5] Physical unclonable function with multiplexing units and its evaluation
    Yoshikawa, Masaya
    Asai, Toshiya
    Shiozaki, Mitsuru
    Fujino, Takeshi
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2013, 96 (06) : 22 - 31
  • [6] Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications
    Naveenkumar, R.
    Sivamangai, N. M.
    Napolean, A.
    Priya, S. Sridevi Sathya
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (06): : 653 - 666
  • [7] Design and Evaluation of XOR Arbiter Physical Unclonable Function and its Implementation on FPGA in Hardware Security Applications
    R. Naveenkumar
    N. M. Sivamangai
    A. Napolean
    S. Sridevi Sathya Priya
    Journal of Electronic Testing, 2022, 38 : 653 - 666
  • [8] A Detailed Review on Physical Unclonable Function Circuits for Hardware Security
    Puttananjegowda, Kavyashree
    Thomas, Sylvia
    2018 IEEE 9TH ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2018, : 609 - 612
  • [9] Delay based Physical Unclonable Function for Hardware Security and Trust
    Sahithi, Kolasani
    Murty, N. S.
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 797 - 803
  • [10] ASIC implementation of a hardware-embedded physical unclonable function
    Saqib, Fareena
    Areno, Matthew
    Aarestad, Jim
    Plusquellic, Jim
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (06): : 288 - 299
12345