A review on effect of various high-k dielectric materials on the performance of FinFET device

被引:23
作者
Kumar J. [1 ]
Birla S. [1 ]
Agarwal G. [2 ]
机构
[1] Department of ECE, Manipal University Jaipur, Raj., Jaipur
[2] Department of Mathematics & Statistics, Manipal University Jaipur, Raj., Jaipur
来源
Materials Today: Proceedings | 2023年 / 79卷
关键词
Dielectrics materials; FinFET; Leakage current; Short channel effects; Subthreshold swing;
D O I
10.1016/j.matpr.2022.11.204
中图分类号
学科分类号
摘要
The scalability of bulk CMOS faced various possible issues due to inherent material and process innovation constraints. Alternatively, transistor devices with supplementary gates, such as the Fin Field-effect transistor (FinFET) structure has attracted developing interest during the last few generations of their emergence, attributable to the appropriate control of the gate electrode over subthreshold parameters and seem to be favorable for Ultra large-scale integration, resulting in excessive immune function to short-channel effects (SCEs). In this paper, we will see the effect of several types of high-k gate dielectrics materials i.e Hafnium oxide (HfO2), Lanthanum doped zirconium oxide (LaZrO2), Silicon dioxide (SiO2), crystalline-silicon (c-Si), and polycrystalline-silicon (poly-Si), etc. channels are characterized for the short channel effects (SCEs), leakage current, Ion/Ioff ratio, drain induced barrier lowering (DIBL), and subthreshold swing (SS). The effect of important device parameters is considered regarding SCEs. The variation of the materials indicates improvements for the SCEs in FinFETs device architecture and also enhanced effective carrier mobility. Hence, we can clearly see that the use of high-k gate material has allowed for effective control of the diminishing of short channel effects. © 2022
引用
收藏
页码:297 / 302
页数:5
相关论文
共 24 条
  • [1] Ragini Soni M.S., A comparatively analysis of various CMOS FinFET structure, International Journal of Engineering Sciences & Research Technology, 6, 4, (2017)
  • [2] Meenakshi Kailasam M.G., Impact Of High-K Gate Dielectrics On Short Channel Effects Of DGN-Finfet, Int. J. Sci. Technol. Res., 9, 3, (2020)
  • [3] Deepa Gopinadh A.G., Variationin Parameterson Electrical Characteristics of FinFET with High-k dielectric, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 4, 10, (2015)
  • [4] pp. 36-40, (2018)
  • [5] Navneet Kaur S.S.G.P.K., Performance Evaluation of Junctionless FinFET using Spacer Engineering at15nm gate Length, Research Square, (2021)
  • [6] Walke A.M., Et al., Design Strategies for Ultralow Power 10nm FinFETs, (2017)
  • [7] Dargar S.K., Srivastava V.M., December). Effect of gate-lap and oxide material at 10-nm FinFET device performance, International Conference on Advanced Computation and Telecommunication (ICACAT), pp. 1-4, (2018)
  • [8] Shashi S.K., Srivastava V.M., Performance Analysis of 10 nm FinFET with Scaled Fin-Dimension and Oxide Thickness, International Conference on Automation, Computational and Technology Management (ICACTM), (2019)
  • [9] Asif R.M., Rehman S.U., Rehman A.U., Bajaj M., Choudhury S., Dash T.P., October). A Comparative Study of Short Channel Effects in 3-D FinFET with High-K Gate Di-electric, 2021 International Conference in Advances in Power, Signal, and Information Technology (APSIT), pp. 1-5, (2021)
  • [10] Arutchelvan G., Smets Q., Verreck D., Ahmed Z., Gaur A., Sutar S., Jussot J., Et al., Impact of device scaling on the electrical properties of MoS2 field-effect transistors, Scientific reports, 11, 1, pp. 1-11, (2021)