共 24 条
- [1] Ragini Soni M.S., A comparatively analysis of various CMOS FinFET structure, International Journal of Engineering Sciences & Research Technology, 6, 4, (2017)
- [2] Meenakshi Kailasam M.G., Impact Of High-K Gate Dielectrics On Short Channel Effects Of DGN-Finfet, Int. J. Sci. Technol. Res., 9, 3, (2020)
- [3] Deepa Gopinadh A.G., Variationin Parameterson Electrical Characteristics of FinFET with High-k dielectric, International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 4, 10, (2015)
- [4] pp. 36-40, (2018)
- [5] Navneet Kaur S.S.G.P.K., Performance Evaluation of Junctionless FinFET using Spacer Engineering at15nm gate Length, Research Square, (2021)
- [6] Walke A.M., Et al., Design Strategies for Ultralow Power 10nm FinFETs, (2017)
- [7] Dargar S.K., Srivastava V.M., December). Effect of gate-lap and oxide material at 10-nm FinFET device performance, International Conference on Advanced Computation and Telecommunication (ICACAT), pp. 1-4, (2018)
- [8] Shashi S.K., Srivastava V.M., Performance Analysis of 10 nm FinFET with Scaled Fin-Dimension and Oxide Thickness, International Conference on Automation, Computational and Technology Management (ICACTM), (2019)
- [9] Asif R.M., Rehman S.U., Rehman A.U., Bajaj M., Choudhury S., Dash T.P., October). A Comparative Study of Short Channel Effects in 3-D FinFET with High-K Gate Di-electric, 2021 International Conference in Advances in Power, Signal, and Information Technology (APSIT), pp. 1-5, (2021)
- [10] Arutchelvan G., Smets Q., Verreck D., Ahmed Z., Gaur A., Sutar S., Jussot J., Et al., Impact of device scaling on the electrical properties of MoS2 field-effect transistors, Scientific reports, 11, 1, pp. 1-11, (2021)