Buried metal line compatible with 3D sequential integration for top tier planar devices dynamic Vth tuning and RF shielding applications

被引:0
作者
Vandooren, A. [1 ]
Wu, Z. [1 ]
Khaled, A. [1 ]
Franco, J. [3 ]
Parvais, B. [1 ]
Li, W. [1 ]
Witters, L. [1 ]
Walke, A. [1 ]
Peng, L. [1 ]
Rassoul, N. [1 ]
Matagne, P. [1 ]
Debruyn, H. [1 ]
Jamieson, G. [1 ]
Inoue, F. [1 ]
Devriendt, K. [1 ]
Teugels, L. [1 ]
Heylen, N. [1 ]
Vecchio, E. [1 ]
Zheng, T. [1 ]
Radisic, D. [1 ]
Rosseel, E. [1 ]
Vanherle, W. [1 ]
Hikavyy, A. [1 ]
Chan, B.T. [1 ]
Besnard, G. [2 ]
Schwarzenbach, W. [2 ]
Gaudin, G. [2 ]
Radu, I. [2 ]
Nguyen, B.-Y. [2 ]
Waldron, N. [1 ]
De Heyn, V. [1 ]
Demuynck, S. [1 ]
Boemmels, J. [1 ]
Ryckaert, J. [1 ]
Collaert, N. [1 ]
Mocuta, D. [1 ]
机构
[1] IMEC, Kapeldreef 75, Leuven,3001, Belgium
[2] SOITEC, Parc Technologique des Fontaines, Bernin,38190, France
[3] VUB, Dept. of Electronics and Informatics, Pleinlaan 2, Brussels,1050, Belgium
来源
Digest of Technical Papers - Symposium on VLSI Technology | 2019年 / 2019-June卷
关键词
Compendex;
D O I
8776490
中图分类号
学科分类号
摘要
Threshold voltage - Metals - Integration
引用
收藏
相关论文
empty
未找到相关数据